aboutsummaryrefslogtreecommitdiff
path: root/target-mips/translate.c
AgeCommit message (Expand)Author
2015-10-30target-mips: add SIGRIE instructionYongbok Kim
2015-10-30target-mips: add PC, XNP reg numbers to RDHWRYongbok Kim
2015-10-29target-mips: Add enum for BREAK32Yongbok Kim
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson
2015-09-18target-mips: improve exception handlingPavel Dovgaluk
2015-09-18target-mips: correct MTC0 instruction on MIPS64Leon Alrae
2015-09-18target-mips: add missing restriction in DAUI instructionLeon Alrae
2015-09-18target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONSAurelien Jarno
2015-09-18target-mips: get rid of MIPS_DEBUGAurelien Jarno
2015-09-18target-mips: remove wrong checks for recip.fmt and rsqrt.fmtPetar Jovanovic
2015-09-18target-mips: Use tcg_gen_extrh_i64_i32Richard Henderson
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson
2015-08-13target-mips: simplify LWL/LDL mask generationAurelien Jarno
2015-08-04target-mips: Copy restrictions from ext/ins to dext/dinsRichard Henderson
2015-08-04target-mips: fix semihosting for microMIPS R6Leon Alrae
2015-07-15target-mips: fix page fault address for LWL/LWR/LDL/LDRAurelien Jarno
2015-07-15target-mips: fix logically dead code reported by CoverityLeon Alrae
2015-06-26target-mips: microMIPS32 R6 POOL16{A, C} instructionsYongbok Kim
2015-06-26target-mips: microMIPS32 R6 Major instructionsYongbok Kim
2015-06-26target-mips: microMIPS32 R6 POOL32{I, C} instructionsYongbok Kim
2015-06-26target-mips: microMIPS32 R6 POOL32F instructionsYongbok Kim
2015-06-26target-mips: microMIPS32 R6 POOL32A{XF} instructionsYongbok Kim
2015-06-26target-mips: microMIPS32 R6 branches and jumpsYongbok Kim
2015-06-26target-mips: add microMIPS32 R6 opcode enumYongbok Kim
2015-06-26target-mips: signal RI for removed instructions in microMIPS R6Yongbok Kim
2015-06-26target-mips: raise RI exceptions when FIR.PS = 0Yongbok Kim
2015-06-26target-mips: rearrange gen_compute_compact_branchYongbok Kim
2015-06-26target-mips: refactor {D}LSA, {D}ALIGN, {D}BITSWAPYongbok Kim
2015-06-26target-mips: remove an unused argumentYongbok Kim
2015-06-26target-mips: add microMIPS TLBINV, TLBINVFYongbok Kim
2015-06-26target-mips: fix {RD, WR}PGPR in microMIPSYongbok Kim
2015-06-26target-mips: add Unified Hosting Interface (UHI) supportLeon Alrae
2015-06-26target-mips: remove identical code in different branchLeon Alrae
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae
2015-06-12target-mips: correct MFC0 for CP0.EntryLo in MIPS64Leon Alrae
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae
2015-06-11target-mips: Misaligned memory accesses for MSAYongbok Kim
2015-06-11target-mips: Misaligned memory accesses for R6Yongbok Kim
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-26 21:34:30 +0000