blob: 4e626d073bbfe615693e398e48d58e19113b9ffd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/*
* Copyright (c) 2012, ARM Limited. All rights reserved.
*
* Redistribution and use in source and binary forms, with
* or without modification, are permitted provided that the
* following conditions are met:
*
* Redistributions of source code must retain the above
* copyright notice, this list of conditions and the
* following disclaimer.
*
* Redistributions in binary form must reproduce the
* above copyright notice, this list of conditions and
* the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of ARM nor the names of its
* contributors may be used to endorse or promote products
* derived from this software without specific prior written
* permission.
*/
#include "virtualisor.h"
#include "gic_registers.h"
#include "misc.h"
#include "virt_helpers.h"
/*
* Whether A15 or A7, the distributor accesses are virtualised in
* exactly the same manner.
*/
void handle_vgic_distif_abort(unsigned pa, unsigned *data, unsigned write)
{
unsigned value = 0, reg_offset = pa & 0xfff;
switch (reg_offset >> 7) {
/* Access to Processor Target registers */
case (GICD_CPUS >> 7):
if (write) {
/*
* OS is trying to reprogram the processor targets register.
* Find out the cpu interface mask for this cluster and use
* that instead to program the register.
*/
value = get_cpuif_mask(*data);
write32(pa, value);
} else {
value = read32(pa);
*data = get_cpu_mask(value);
}
break;
/* Access to Software generated interrupt register */
case (GICD_SW >> 7):
if (write) {
/* Get the updated cpu interface mask */
value = get_cpuif_mask((*data >> 16) & 0xff) << 16;
value |= *data & ~(0xff << 16);
/*
* Clear the old cpu interface mask & update
* value with new cpu interface mask
*/
write32(pa, value);
} else {
/* Cannot possibly have a read from SGI generation register */
}
break;
default:
if (write) {
write32(pa, *data);
} else {
*data = read32(pa);
}
}
return;
}
|
