index
:
vixl.git
1.x
dev/do-not-merge
dev/fix-clang
dev/fix-fpcr
dev/push-pop
dev/vixl-interception
dt-printer
main
master
morello
mte
sve
sve2
tasm
mirror of https://github.com/Linaro/vixl
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
aarch32
/
test-simulator-cond-rd-rn-operand-rm-ror-amount-t32.cc
Age
Commit message (
Expand
)
Author
2017-05-08
[test] Remove TEARDOWN macro for AArch32
Pierre Langlois
2017-02-20
[tests] Allow generating one description to support two ISA
Pierre Langlois
2017-01-10
Allow conditional inclusion of A32, T32 and A64.
Rodolph Perfetta
2016-12-08
Close the UseScratchRegisterScope in the right place.
Georgia Kouveli
2016-12-08
Correct usage of scratch registers in tests.
Georgia Kouveli
2016-11-17
[tests] Skip simulator tests when the host is not 32-bit
Pierre Langlois
2016-11-07
Isolate each generated tests into anonymous namespaces
Pierre Langlois
2016-10-24
Unify the `Assembler` helpers related to the code buffer.
Alexandre Rames
2016-10-24
Create a base class for assemblers.
Alexandre Rames
2016-09-29
Remove implicit 64 to 32 bit narrowing
Pierre Langlois
2016-09-27
Correctly allocate executable memory in CodeBuffer
Alex Gilday
2016-08-15
Introduce architecture specific guards for the simulator
Pierre Langlois
2016-08-11
Fix Valgrind issues
Serban Constantinescu
2016-08-11
[test] Make generated tests satisfy VIXL's clang-format
Pierre Langlois
2016-08-03
AArch32: Improve the API for selecting the ISA.
Jacob Bramley
2016-07-28
Remove now unnecessary `#ifdef` directives in AArch32 tests.
Alexandre Rames
2016-07-25
AArch32: Do not verify simulator test results when tests cannot be run.
Alexandre Rames
2016-07-04
Update naming to `aarch32` and `aarch64`.
Alexandre Rames
