blob: 126a9193edc641c8be6f58cccaea2d140c2ea444 [file] [log] [blame]
bellard31e31b82003-02-18 22:55:36 +00001/*
bellard93ac68b2003-09-30 20:57:29 +00002 * qemu user main
bellard31e31b82003-02-18 22:55:36 +00003 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <stdlib.h>
21#include <stdio.h>
22#include <stdarg.h>
bellard04369ff2003-03-20 22:33:23 +000023#include <string.h>
bellard31e31b82003-02-18 22:55:36 +000024#include <errno.h>
bellard0ecfa992003-03-03 14:32:43 +000025#include <unistd.h>
bellard31e31b82003-02-18 22:55:36 +000026
bellard3ef693a2003-03-23 20:17:16 +000027#include "qemu.h"
bellard31e31b82003-02-18 22:55:36 +000028
bellard3ef693a2003-03-23 20:17:16 +000029#define DEBUG_LOGFILE "/tmp/qemu.log"
bellard586314f2003-03-03 15:02:29 +000030
bellard83fb7ad2004-07-05 21:25:26 +000031#ifdef __APPLE__
32#include <crt_externs.h>
33# define environ (*_NSGetEnviron())
34#endif
35
bellard74cd30b2003-04-11 00:13:41 +000036static const char *interp_prefix = CONFIG_QEMU_PREFIX;
bellard586314f2003-03-03 15:02:29 +000037
bellard3a4739d2003-10-28 00:48:22 +000038#if defined(__i386__) && !defined(CONFIG_STATIC)
bellardf801f972003-04-07 21:31:06 +000039/* Force usage of an ELF interpreter even if it is an ELF shared
40 object ! */
41const char interp[] __attribute__((section(".interp"))) = "/lib/ld-linux.so.2";
bellard43047632003-05-29 20:05:35 +000042#endif
bellard74cd30b2003-04-11 00:13:41 +000043
bellard93ac68b2003-09-30 20:57:29 +000044/* for recent libc, we add these dummy symbols which are not declared
bellard74cd30b2003-04-11 00:13:41 +000045 when generating a linked object (bug in ld ?) */
bellardfbf59242004-07-10 18:18:19 +000046#if (__GLIBC__ > 2 || (__GLIBC__ == 2 && __GLIBC_MINOR__ >= 3)) && !defined(CONFIG_STATIC)
bellardc6981052004-02-16 21:49:03 +000047long __preinit_array_start[0];
48long __preinit_array_end[0];
bellard74cd30b2003-04-11 00:13:41 +000049long __init_array_start[0];
50long __init_array_end[0];
51long __fini_array_start[0];
52long __fini_array_end[0];
53#endif
54
bellard9de5e442003-03-23 16:49:39 +000055/* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
56 we allocate a bigger stack. Need a better solution, for example
57 by remapping the process stack directly at the right place */
58unsigned long x86_stack_size = 512 * 1024;
bellard31e31b82003-02-18 22:55:36 +000059
60void gemu_log(const char *fmt, ...)
61{
62 va_list ap;
63
64 va_start(ap, fmt);
65 vfprintf(stderr, fmt, ap);
66 va_end(ap);
67}
68
bellard61190b12004-01-04 23:54:31 +000069void cpu_outb(CPUState *env, int addr, int val)
bellard367e86e2003-03-01 17:13:26 +000070{
71 fprintf(stderr, "outb: port=0x%04x, data=%02x\n", addr, val);
72}
73
bellard61190b12004-01-04 23:54:31 +000074void cpu_outw(CPUState *env, int addr, int val)
bellard367e86e2003-03-01 17:13:26 +000075{
76 fprintf(stderr, "outw: port=0x%04x, data=%04x\n", addr, val);
77}
78
bellard61190b12004-01-04 23:54:31 +000079void cpu_outl(CPUState *env, int addr, int val)
bellard367e86e2003-03-01 17:13:26 +000080{
81 fprintf(stderr, "outl: port=0x%04x, data=%08x\n", addr, val);
82}
83
bellard61190b12004-01-04 23:54:31 +000084int cpu_inb(CPUState *env, int addr)
bellard367e86e2003-03-01 17:13:26 +000085{
86 fprintf(stderr, "inb: port=0x%04x\n", addr);
87 return 0;
88}
89
bellard61190b12004-01-04 23:54:31 +000090int cpu_inw(CPUState *env, int addr)
bellard367e86e2003-03-01 17:13:26 +000091{
92 fprintf(stderr, "inw: port=0x%04x\n", addr);
93 return 0;
94}
95
bellard61190b12004-01-04 23:54:31 +000096int cpu_inl(CPUState *env, int addr)
bellard367e86e2003-03-01 17:13:26 +000097{
98 fprintf(stderr, "inl: port=0x%04x\n", addr);
99 return 0;
100}
101
bellarda541f292004-04-12 20:39:29 +0000102int cpu_get_pic_interrupt(CPUState *env)
bellard92ccca62003-06-24 13:30:31 +0000103{
104 return -1;
105}
106
bellard28ab0e22004-05-20 14:02:14 +0000107/* timers for rdtsc */
108
109#if defined(__i386__)
110
111int64_t cpu_get_real_ticks(void)
112{
113 int64_t val;
114 asm volatile ("rdtsc" : "=A" (val));
115 return val;
116}
117
118#elif defined(__x86_64__)
119
120int64_t cpu_get_real_ticks(void)
121{
122 uint32_t low,high;
123 int64_t val;
124 asm volatile("rdtsc" : "=a" (low), "=d" (high));
125 val = high;
126 val <<= 32;
127 val |= low;
128 return val;
129}
130
131#else
132
133static uint64_t emu_time;
134
135int64_t cpu_get_real_ticks(void)
136{
137 return emu_time++;
138}
139
140#endif
141
bellarda541f292004-04-12 20:39:29 +0000142#ifdef TARGET_I386
143/***********************************************************/
144/* CPUX86 core interface */
145
bellard28ab0e22004-05-20 14:02:14 +0000146uint64_t cpu_get_tsc(CPUX86State *env)
147{
148 return cpu_get_real_ticks();
149}
150
bellardf4beb512003-05-27 23:28:08 +0000151static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
152 int flags)
bellard6dbad632003-03-16 18:05:05 +0000153{
bellardf4beb512003-05-27 23:28:08 +0000154 unsigned int e1, e2;
bellard6dbad632003-03-16 18:05:05 +0000155 e1 = (addr << 16) | (limit & 0xffff);
156 e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
bellardf4beb512003-05-27 23:28:08 +0000157 e2 |= flags;
158 stl((uint8_t *)ptr, e1);
159 stl((uint8_t *)ptr + 4, e2);
160}
161
162static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
163 unsigned long addr, unsigned int sel)
164{
165 unsigned int e1, e2;
166 e1 = (addr & 0xffff) | (sel << 16);
167 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
bellard6dbad632003-03-16 18:05:05 +0000168 stl((uint8_t *)ptr, e1);
169 stl((uint8_t *)ptr + 4, e2);
170}
171
172uint64_t gdt_table[6];
bellardf4beb512003-05-27 23:28:08 +0000173uint64_t idt_table[256];
174
175/* only dpl matters as we do only user space emulation */
176static void set_idt(int n, unsigned int dpl)
177{
178 set_gate(idt_table + n, 0, dpl, 0, 0);
179}
bellard31e31b82003-02-18 22:55:36 +0000180
bellard89e957e2003-05-10 12:33:15 +0000181void cpu_loop(CPUX86State *env)
bellard1b6b0292003-03-22 17:31:38 +0000182{
bellardbc8a22c2003-03-30 21:02:40 +0000183 int trapnr;
bellard80a9d032005-01-03 23:31:27 +0000184 target_ulong pc;
bellard9de5e442003-03-23 16:49:39 +0000185 target_siginfo_t info;
bellard851e67a2003-03-29 16:53:14 +0000186
bellard1b6b0292003-03-22 17:31:38 +0000187 for(;;) {
bellardbc8a22c2003-03-30 21:02:40 +0000188 trapnr = cpu_x86_exec(env);
bellardbc8a22c2003-03-30 21:02:40 +0000189 switch(trapnr) {
bellardf4beb512003-05-27 23:28:08 +0000190 case 0x80:
191 /* linux syscall */
192 env->regs[R_EAX] = do_syscall(env,
193 env->regs[R_EAX],
194 env->regs[R_EBX],
195 env->regs[R_ECX],
196 env->regs[R_EDX],
197 env->regs[R_ESI],
198 env->regs[R_EDI],
199 env->regs[R_EBP]);
200 break;
201 case EXCP0B_NOSEG:
202 case EXCP0C_STACK:
203 info.si_signo = SIGBUS;
204 info.si_errno = 0;
205 info.si_code = TARGET_SI_KERNEL;
206 info._sifields._sigfault._addr = 0;
207 queue_signal(info.si_signo, &info);
208 break;
bellard1b6b0292003-03-22 17:31:38 +0000209 case EXCP0D_GPF:
bellard851e67a2003-03-29 16:53:14 +0000210 if (env->eflags & VM_MASK) {
bellard89e957e2003-05-10 12:33:15 +0000211 handle_vm86_fault(env);
bellard1b6b0292003-03-22 17:31:38 +0000212 } else {
bellardf4beb512003-05-27 23:28:08 +0000213 info.si_signo = SIGSEGV;
214 info.si_errno = 0;
215 info.si_code = TARGET_SI_KERNEL;
216 info._sifields._sigfault._addr = 0;
217 queue_signal(info.si_signo, &info);
bellard1b6b0292003-03-22 17:31:38 +0000218 }
219 break;
bellardb689bc52003-05-08 15:33:33 +0000220 case EXCP0E_PAGE:
221 info.si_signo = SIGSEGV;
222 info.si_errno = 0;
223 if (!(env->error_code & 1))
224 info.si_code = TARGET_SEGV_MAPERR;
225 else
226 info.si_code = TARGET_SEGV_ACCERR;
bellard970a87a2003-06-21 13:13:25 +0000227 info._sifields._sigfault._addr = env->cr[2];
bellardb689bc52003-05-08 15:33:33 +0000228 queue_signal(info.si_signo, &info);
229 break;
bellard9de5e442003-03-23 16:49:39 +0000230 case EXCP00_DIVZ:
bellardbc8a22c2003-03-30 21:02:40 +0000231 if (env->eflags & VM_MASK) {
bellard447db212003-05-10 15:10:36 +0000232 handle_vm86_trap(env, trapnr);
bellardbc8a22c2003-03-30 21:02:40 +0000233 } else {
234 /* division by zero */
235 info.si_signo = SIGFPE;
236 info.si_errno = 0;
237 info.si_code = TARGET_FPE_INTDIV;
238 info._sifields._sigfault._addr = env->eip;
239 queue_signal(info.si_signo, &info);
240 }
bellard9de5e442003-03-23 16:49:39 +0000241 break;
bellard447db212003-05-10 15:10:36 +0000242 case EXCP01_SSTP:
243 case EXCP03_INT3:
244 if (env->eflags & VM_MASK) {
245 handle_vm86_trap(env, trapnr);
246 } else {
247 info.si_signo = SIGTRAP;
248 info.si_errno = 0;
249 if (trapnr == EXCP01_SSTP) {
250 info.si_code = TARGET_TRAP_BRKPT;
251 info._sifields._sigfault._addr = env->eip;
252 } else {
253 info.si_code = TARGET_SI_KERNEL;
254 info._sifields._sigfault._addr = 0;
255 }
256 queue_signal(info.si_signo, &info);
257 }
258 break;
bellard9de5e442003-03-23 16:49:39 +0000259 case EXCP04_INTO:
260 case EXCP05_BOUND:
bellardbc8a22c2003-03-30 21:02:40 +0000261 if (env->eflags & VM_MASK) {
bellard447db212003-05-10 15:10:36 +0000262 handle_vm86_trap(env, trapnr);
bellardbc8a22c2003-03-30 21:02:40 +0000263 } else {
264 info.si_signo = SIGSEGV;
265 info.si_errno = 0;
bellardb689bc52003-05-08 15:33:33 +0000266 info.si_code = TARGET_SI_KERNEL;
bellardbc8a22c2003-03-30 21:02:40 +0000267 info._sifields._sigfault._addr = 0;
268 queue_signal(info.si_signo, &info);
269 }
bellard9de5e442003-03-23 16:49:39 +0000270 break;
271 case EXCP06_ILLOP:
272 info.si_signo = SIGILL;
273 info.si_errno = 0;
274 info.si_code = TARGET_ILL_ILLOPN;
275 info._sifields._sigfault._addr = env->eip;
276 queue_signal(info.si_signo, &info);
277 break;
278 case EXCP_INTERRUPT:
279 /* just indicate that signals should be handled asap */
280 break;
bellard1b6b0292003-03-22 17:31:38 +0000281 default:
bellard970a87a2003-06-21 13:13:25 +0000282 pc = env->segs[R_CS].base + env->eip;
bellardbc8a22c2003-03-30 21:02:40 +0000283 fprintf(stderr, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
284 (long)pc, trapnr);
bellard1b6b0292003-03-22 17:31:38 +0000285 abort();
286 }
bellard66fb9762003-03-23 01:06:05 +0000287 process_pending_signals(env);
bellard1b6b0292003-03-22 17:31:38 +0000288 }
289}
bellardb346ff42003-06-15 20:05:50 +0000290#endif
291
292#ifdef TARGET_ARM
293
bellard6f1f31c2004-04-25 18:00:45 +0000294/* XXX: find a better solution */
295extern void tb_invalidate_page_range(target_ulong start, target_ulong end);
296
297static void arm_cache_flush(target_ulong start, target_ulong last)
298{
299 target_ulong addr, last1;
300
301 if (last < start)
302 return;
303 addr = start;
304 for(;;) {
305 last1 = ((addr + TARGET_PAGE_SIZE) & TARGET_PAGE_MASK) - 1;
306 if (last1 > last)
307 last1 = last;
308 tb_invalidate_page_range(addr, last1 + 1);
309 if (last1 == last)
310 break;
311 addr = last1 + 1;
312 }
313}
314
bellardb346ff42003-06-15 20:05:50 +0000315void cpu_loop(CPUARMState *env)
316{
317 int trapnr;
318 unsigned int n, insn;
319 target_siginfo_t info;
320
321 for(;;) {
322 trapnr = cpu_arm_exec(env);
323 switch(trapnr) {
324 case EXCP_UDEF:
bellardc6981052004-02-16 21:49:03 +0000325 {
326 TaskState *ts = env->opaque;
327 uint32_t opcode;
328
329 /* we handle the FPU emulation here, as Linux */
330 /* we get the opcode */
331 opcode = ldl_raw((uint8_t *)env->regs[15]);
332
333 if (EmulateAll(opcode, &ts->fpa, env->regs) == 0) {
334 info.si_signo = SIGILL;
335 info.si_errno = 0;
336 info.si_code = TARGET_ILL_ILLOPN;
337 info._sifields._sigfault._addr = env->regs[15];
338 queue_signal(info.si_signo, &info);
339 } else {
340 /* increment PC */
341 env->regs[15] += 4;
342 }
343 }
bellardb346ff42003-06-15 20:05:50 +0000344 break;
345 case EXCP_SWI:
346 {
347 /* system call */
348 insn = ldl((void *)(env->regs[15] - 4));
349 n = insn & 0xffffff;
bellard6f1f31c2004-04-25 18:00:45 +0000350 if (n == ARM_NR_cacheflush) {
351 arm_cache_flush(env->regs[0], env->regs[1]);
352 } else if (n >= ARM_SYSCALL_BASE) {
bellardb346ff42003-06-15 20:05:50 +0000353 /* linux syscall */
354 n -= ARM_SYSCALL_BASE;
355 env->regs[0] = do_syscall(env,
356 n,
357 env->regs[0],
358 env->regs[1],
359 env->regs[2],
360 env->regs[3],
361 env->regs[4],
362 0);
363 } else {
364 goto error;
365 }
366 }
367 break;
bellard43fff232003-07-09 19:31:39 +0000368 case EXCP_INTERRUPT:
369 /* just indicate that signals should be handled asap */
370 break;
bellard68016c62005-02-07 23:12:27 +0000371 case EXCP_PREFETCH_ABORT:
372 case EXCP_DATA_ABORT:
373 {
374 info.si_signo = SIGSEGV;
375 info.si_errno = 0;
376 /* XXX: check env->error_code */
377 info.si_code = TARGET_SEGV_MAPERR;
378 info._sifields._sigfault._addr = env->cp15_6;
379 queue_signal(info.si_signo, &info);
380 }
381 break;
bellardb346ff42003-06-15 20:05:50 +0000382 default:
383 error:
384 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
385 trapnr);
bellard7fe48482004-10-09 18:08:01 +0000386 cpu_dump_state(env, stderr, fprintf, 0);
bellardb346ff42003-06-15 20:05:50 +0000387 abort();
388 }
389 process_pending_signals(env);
390 }
391}
392
393#endif
bellard1b6b0292003-03-22 17:31:38 +0000394
bellard93ac68b2003-09-30 20:57:29 +0000395#ifdef TARGET_SPARC
396
bellard060366c2004-01-04 15:50:01 +0000397//#define DEBUG_WIN
398
bellard2623cba2005-02-19 17:25:31 +0000399/* WARNING: dealing with register windows _is_ complicated. More info
400 can be found at http://www.sics.se/~psm/sparcstack.html */
bellard060366c2004-01-04 15:50:01 +0000401static inline int get_reg_index(CPUSPARCState *env, int cwp, int index)
402{
403 index = (index + cwp * 16) & (16 * NWINDOWS - 1);
404 /* wrap handling : if cwp is on the last window, then we use the
405 registers 'after' the end */
406 if (index < 8 && env->cwp == (NWINDOWS - 1))
407 index += (16 * NWINDOWS);
408 return index;
409}
410
bellard2623cba2005-02-19 17:25:31 +0000411/* save the register window 'cwp1' */
412static inline void save_window_offset(CPUSPARCState *env, int cwp1)
bellard060366c2004-01-04 15:50:01 +0000413{
bellard2623cba2005-02-19 17:25:31 +0000414 unsigned int i;
bellard060366c2004-01-04 15:50:01 +0000415 uint32_t *sp_ptr;
416
bellard060366c2004-01-04 15:50:01 +0000417 sp_ptr = (uint32_t *)(env->regbase[get_reg_index(env, cwp1, 6)]);
418#if defined(DEBUG_WIN)
419 printf("win_overflow: sp_ptr=0x%x save_cwp=%d\n",
420 (int)sp_ptr, cwp1);
421#endif
bellard2623cba2005-02-19 17:25:31 +0000422 for(i = 0; i < 16; i++) {
423 put_user(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
424 sp_ptr++;
425 }
bellard060366c2004-01-04 15:50:01 +0000426}
427
428static void save_window(CPUSPARCState *env)
429{
bellard2623cba2005-02-19 17:25:31 +0000430 unsigned int new_wim;
431 new_wim = ((env->wim >> 1) | (env->wim << (NWINDOWS - 1))) &
432 ((1LL << NWINDOWS) - 1);
433 save_window_offset(env, (env->cwp - 2) & (NWINDOWS - 1));
434 env->wim = new_wim;
bellard060366c2004-01-04 15:50:01 +0000435}
436
437static void restore_window(CPUSPARCState *env)
438{
439 unsigned int new_wim, i, cwp1;
bellard2623cba2005-02-19 17:25:31 +0000440 uint32_t *sp_ptr, reg;
bellard060366c2004-01-04 15:50:01 +0000441
442 new_wim = ((env->wim << 1) | (env->wim >> (NWINDOWS - 1))) &
443 ((1LL << NWINDOWS) - 1);
444
445 /* restore the invalid window */
446 cwp1 = (env->cwp + 1) & (NWINDOWS - 1);
447 sp_ptr = (uint32_t *)(env->regbase[get_reg_index(env, cwp1, 6)]);
448#if defined(DEBUG_WIN)
449 printf("win_underflow: sp_ptr=0x%x load_cwp=%d\n",
450 (int)sp_ptr, cwp1);
451#endif
bellard2623cba2005-02-19 17:25:31 +0000452 for(i = 0; i < 16; i++) {
453 get_user(reg, sp_ptr);
454 env->regbase[get_reg_index(env, cwp1, 8 + i)] = reg;
455 sp_ptr++;
456 }
bellard060366c2004-01-04 15:50:01 +0000457 env->wim = new_wim;
458}
459
460static void flush_windows(CPUSPARCState *env)
461{
462 int offset, cwp1;
bellard2623cba2005-02-19 17:25:31 +0000463
464 offset = 1;
bellard060366c2004-01-04 15:50:01 +0000465 for(;;) {
466 /* if restore would invoke restore_window(), then we can stop */
bellard2623cba2005-02-19 17:25:31 +0000467 cwp1 = (env->cwp + offset) & (NWINDOWS - 1);
bellard060366c2004-01-04 15:50:01 +0000468 if (env->wim & (1 << cwp1))
469 break;
bellard2623cba2005-02-19 17:25:31 +0000470 save_window_offset(env, cwp1);
bellard060366c2004-01-04 15:50:01 +0000471 offset++;
472 }
bellard2623cba2005-02-19 17:25:31 +0000473 /* set wim so that restore will reload the registers */
474 cwp1 = (env->cwp + 1) & (NWINDOWS - 1);
475 env->wim = 1 << cwp1;
476#if defined(DEBUG_WIN)
477 printf("flush_windows: nb=%d\n", offset - 1);
bellard80a9d032005-01-03 23:31:27 +0000478#endif
bellard2623cba2005-02-19 17:25:31 +0000479}
bellard060366c2004-01-04 15:50:01 +0000480
bellard93ac68b2003-09-30 20:57:29 +0000481void cpu_loop (CPUSPARCState *env)
482{
bellard060366c2004-01-04 15:50:01 +0000483 int trapnr, ret;
bellard61ff6f52005-02-15 22:54:53 +0000484 target_siginfo_t info;
bellard060366c2004-01-04 15:50:01 +0000485
486 while (1) {
487 trapnr = cpu_sparc_exec (env);
488
489 switch (trapnr) {
490 case 0x88:
491 case 0x90:
492 ret = do_syscall (env, env->gregs[1],
493 env->regwptr[0], env->regwptr[1],
494 env->regwptr[2], env->regwptr[3],
495 env->regwptr[4], env->regwptr[5]);
496 if ((unsigned int)ret >= (unsigned int)(-515)) {
497 env->psr |= PSR_CARRY;
498 ret = -ret;
499 } else {
500 env->psr &= ~PSR_CARRY;
501 }
502 env->regwptr[0] = ret;
503 /* next instruction */
504 env->pc = env->npc;
505 env->npc = env->npc + 4;
506 break;
507 case 0x83: /* flush windows */
bellard2623cba2005-02-19 17:25:31 +0000508 flush_windows(env);
bellard060366c2004-01-04 15:50:01 +0000509 /* next instruction */
510 env->pc = env->npc;
511 env->npc = env->npc + 4;
512 break;
513 case TT_WIN_OVF: /* window overflow */
514 save_window(env);
515 break;
516 case TT_WIN_UNF: /* window underflow */
517 restore_window(env);
518 break;
bellard61ff6f52005-02-15 22:54:53 +0000519 case TT_TFAULT:
520 case TT_DFAULT:
521 {
522 info.si_signo = SIGSEGV;
523 info.si_errno = 0;
524 /* XXX: check env->error_code */
525 info.si_code = TARGET_SEGV_MAPERR;
526 info._sifields._sigfault._addr = env->mmuregs[4];
527 queue_signal(info.si_signo, &info);
528 }
529 break;
bellarde80cfcf2004-12-19 23:18:01 +0000530 case 0x100: // XXX, why do we get these?
531 break;
bellard060366c2004-01-04 15:50:01 +0000532 default:
533 printf ("Unhandled trap: 0x%x\n", trapnr);
bellard7fe48482004-10-09 18:08:01 +0000534 cpu_dump_state(env, stderr, fprintf, 0);
bellard060366c2004-01-04 15:50:01 +0000535 exit (1);
536 }
537 process_pending_signals (env);
538 }
bellard93ac68b2003-09-30 20:57:29 +0000539}
540
541#endif
542
bellard67867302003-11-23 17:05:30 +0000543#ifdef TARGET_PPC
bellard9fddaa02004-05-21 12:59:32 +0000544
545static inline uint64_t cpu_ppc_get_tb (CPUState *env)
546{
547 /* TO FIX */
548 return 0;
549}
550
551uint32_t cpu_ppc_load_tbl (CPUState *env)
552{
553 return cpu_ppc_get_tb(env) & 0xFFFFFFFF;
554}
555
556uint32_t cpu_ppc_load_tbu (CPUState *env)
557{
558 return cpu_ppc_get_tb(env) >> 32;
559}
560
561static void cpu_ppc_store_tb (CPUState *env, uint64_t value)
562{
563 /* TO FIX */
564}
565
566void cpu_ppc_store_tbu (CPUState *env, uint32_t value)
567{
568 cpu_ppc_store_tb(env, ((uint64_t)value << 32) | cpu_ppc_load_tbl(env));
569}
570
571void cpu_ppc_store_tbl (CPUState *env, uint32_t value)
572{
573 cpu_ppc_store_tb(env, ((uint64_t)cpu_ppc_load_tbl(env) << 32) | value);
574}
575
576uint32_t cpu_ppc_load_decr (CPUState *env)
577{
578 /* TO FIX */
579 return -1;
580}
581
582void cpu_ppc_store_decr (CPUState *env, uint32_t value)
583{
584 /* TO FIX */
585}
586
bellard67867302003-11-23 17:05:30 +0000587void cpu_loop(CPUPPCState *env)
588{
bellard67867302003-11-23 17:05:30 +0000589 target_siginfo_t info;
bellard61190b12004-01-04 23:54:31 +0000590 int trapnr;
591 uint32_t ret;
bellard67867302003-11-23 17:05:30 +0000592
593 for(;;) {
594 trapnr = cpu_ppc_exec(env);
bellard61190b12004-01-04 23:54:31 +0000595 if (trapnr != EXCP_SYSCALL_USER && trapnr != EXCP_BRANCH &&
596 trapnr != EXCP_TRACE) {
597 if (loglevel > 0) {
bellard7fe48482004-10-09 18:08:01 +0000598 cpu_dump_state(env, logfile, fprintf, 0);
bellard61190b12004-01-04 23:54:31 +0000599 }
600 }
bellard67867302003-11-23 17:05:30 +0000601 switch(trapnr) {
602 case EXCP_NONE:
bellard67867302003-11-23 17:05:30 +0000603 break;
bellard61190b12004-01-04 23:54:31 +0000604 case EXCP_SYSCALL_USER:
bellard67867302003-11-23 17:05:30 +0000605 /* system call */
606 /* WARNING:
607 * PPC ABI uses overflow flag in cr0 to signal an error
608 * in syscalls.
609 */
bellard61190b12004-01-04 23:54:31 +0000610#if 0
611 printf("syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n", env->gpr[0],
612 env->gpr[3], env->gpr[4], env->gpr[5], env->gpr[6]);
613#endif
bellard67867302003-11-23 17:05:30 +0000614 env->crf[0] &= ~0x1;
615 ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4],
616 env->gpr[5], env->gpr[6], env->gpr[7],
617 env->gpr[8]);
618 if (ret > (uint32_t)(-515)) {
619 env->crf[0] |= 0x1;
620 ret = -ret;
621 }
622 env->gpr[3] = ret;
bellard61190b12004-01-04 23:54:31 +0000623#if 0
624 printf("syscall returned 0x%08x (%d)\n", ret, ret);
625#endif
bellard67867302003-11-23 17:05:30 +0000626 break;
bellard61190b12004-01-04 23:54:31 +0000627 case EXCP_RESET:
628 /* Should not happen ! */
629 fprintf(stderr, "RESET asked... Stop emulation\n");
630 if (loglevel)
631 fprintf(logfile, "RESET asked... Stop emulation\n");
632 abort();
633 case EXCP_MACHINE_CHECK:
634 fprintf(stderr, "Machine check exeption... Stop emulation\n");
635 if (loglevel)
636 fprintf(logfile, "RESET asked... Stop emulation\n");
637 info.si_signo = TARGET_SIGBUS;
638 info.si_errno = 0;
639 info.si_code = TARGET_BUS_OBJERR;
640 info._sifields._sigfault._addr = env->nip - 4;
641 queue_signal(info.si_signo, &info);
642 case EXCP_DSI:
643 fprintf(stderr, "Invalid data memory access: 0x%08x\n", env->spr[DAR]);
644 if (loglevel) {
645 fprintf(logfile, "Invalid data memory access: 0x%08x\n",
646 env->spr[DAR]);
647 }
648 switch (env->error_code & 0xF) {
649 case EXCP_DSI_TRANSLATE:
650 info.si_signo = TARGET_SIGSEGV;
651 info.si_errno = 0;
652 info.si_code = TARGET_SEGV_MAPERR;
653 break;
654 case EXCP_DSI_NOTSUP:
655 case EXCP_DSI_EXTERNAL:
656 info.si_signo = TARGET_SIGILL;
657 info.si_errno = 0;
658 info.si_code = TARGET_ILL_ILLADR;
659 break;
660 case EXCP_DSI_PROT:
661 info.si_signo = TARGET_SIGSEGV;
662 info.si_errno = 0;
663 info.si_code = TARGET_SEGV_ACCERR;
664 break;
665 case EXCP_DSI_DABR:
666 info.si_signo = TARGET_SIGTRAP;
667 info.si_errno = 0;
668 info.si_code = TARGET_TRAP_BRKPT;
669 break;
670 default:
671 /* Let's send a regular segfault... */
672 fprintf(stderr, "Invalid segfault errno (%02x)\n",
673 env->error_code);
674 if (loglevel) {
675 fprintf(logfile, "Invalid segfault errno (%02x)\n",
676 env->error_code);
677 }
678 info.si_signo = TARGET_SIGSEGV;
679 info.si_errno = 0;
680 info.si_code = TARGET_SEGV_MAPERR;
681 break;
682 }
683 info._sifields._sigfault._addr = env->nip;
684 queue_signal(info.si_signo, &info);
685 break;
686 case EXCP_ISI:
687 fprintf(stderr, "Invalid instruction fetch\n");
688 if (loglevel)
689 fprintf(logfile, "Invalid instruction fetch\n");
690 switch (env->error_code) {
691 case EXCP_ISI_TRANSLATE:
692 info.si_signo = TARGET_SIGSEGV;
693 info.si_errno = 0;
694 info.si_code = TARGET_SEGV_MAPERR;
695 break;
696 case EXCP_ISI_GUARD:
697 info.si_signo = TARGET_SIGILL;
698 info.si_errno = 0;
699 info.si_code = TARGET_ILL_ILLADR;
700 break;
701 case EXCP_ISI_NOEXEC:
702 case EXCP_ISI_PROT:
703 info.si_signo = TARGET_SIGSEGV;
704 info.si_errno = 0;
705 info.si_code = TARGET_SEGV_ACCERR;
706 break;
707 default:
708 /* Let's send a regular segfault... */
709 fprintf(stderr, "Invalid segfault errno (%02x)\n",
710 env->error_code);
711 if (loglevel) {
712 fprintf(logfile, "Invalid segfault errno (%02x)\n",
713 env->error_code);
714 }
715 info.si_signo = TARGET_SIGSEGV;
716 info.si_errno = 0;
717 info.si_code = TARGET_SEGV_MAPERR;
718 break;
719 }
720 info._sifields._sigfault._addr = env->nip - 4;
721 queue_signal(info.si_signo, &info);
722 break;
723 case EXCP_EXTERNAL:
724 /* Should not happen ! */
725 fprintf(stderr, "External interruption... Stop emulation\n");
726 if (loglevel)
727 fprintf(logfile, "External interruption... Stop emulation\n");
728 abort();
729 case EXCP_ALIGN:
730 fprintf(stderr, "Invalid unaligned memory access\n");
731 if (loglevel)
732 fprintf(logfile, "Invalid unaligned memory access\n");
733 info.si_signo = TARGET_SIGBUS;
734 info.si_errno = 0;
735 info.si_code = TARGET_BUS_ADRALN;
736 info._sifields._sigfault._addr = env->nip - 4;
737 queue_signal(info.si_signo, &info);
738 break;
739 case EXCP_PROGRAM:
740 switch (env->error_code & ~0xF) {
741 case EXCP_FP:
742 fprintf(stderr, "Program exception\n");
743 if (loglevel)
744 fprintf(logfile, "Program exception\n");
745 /* Set FX */
746 env->fpscr[7] |= 0x8;
747 /* Finally, update FEX */
748 if ((((env->fpscr[7] & 0x3) << 3) | (env->fpscr[6] >> 1)) &
749 ((env->fpscr[1] << 1) | (env->fpscr[0] >> 3)))
750 env->fpscr[7] |= 0x4;
751 info.si_signo = TARGET_SIGFPE;
752 info.si_errno = 0;
753 switch (env->error_code & 0xF) {
754 case EXCP_FP_OX:
755 info.si_code = TARGET_FPE_FLTOVF;
756 break;
757 case EXCP_FP_UX:
758 info.si_code = TARGET_FPE_FLTUND;
759 break;
760 case EXCP_FP_ZX:
761 case EXCP_FP_VXZDZ:
762 info.si_code = TARGET_FPE_FLTDIV;
763 break;
764 case EXCP_FP_XX:
765 info.si_code = TARGET_FPE_FLTRES;
766 break;
767 case EXCP_FP_VXSOFT:
768 info.si_code = TARGET_FPE_FLTINV;
769 break;
770 case EXCP_FP_VXNAN:
771 case EXCP_FP_VXISI:
772 case EXCP_FP_VXIDI:
773 case EXCP_FP_VXIMZ:
774 case EXCP_FP_VXVC:
775 case EXCP_FP_VXSQRT:
776 case EXCP_FP_VXCVI:
777 info.si_code = TARGET_FPE_FLTSUB;
778 break;
779 default:
780 fprintf(stderr, "Unknown floating point exception "
781 "(%02x)\n", env->error_code);
782 if (loglevel) {
783 fprintf(logfile, "Unknown floating point exception "
784 "(%02x)\n", env->error_code & 0xF);
785 }
786 }
787 break;
788 case EXCP_INVAL:
789 fprintf(stderr, "Invalid instruction\n");
790 if (loglevel)
791 fprintf(logfile, "Invalid instruction\n");
792 info.si_signo = TARGET_SIGILL;
793 info.si_errno = 0;
794 switch (env->error_code & 0xF) {
795 case EXCP_INVAL_INVAL:
796 info.si_code = TARGET_ILL_ILLOPC;
797 break;
798 case EXCP_INVAL_LSWX:
799 info.si_code = TARGET_ILL_ILLOPN;
800 break;
801 case EXCP_INVAL_SPR:
802 info.si_code = TARGET_ILL_PRVREG;
803 break;
804 case EXCP_INVAL_FP:
805 info.si_code = TARGET_ILL_COPROC;
806 break;
807 default:
808 fprintf(stderr, "Unknown invalid operation (%02x)\n",
809 env->error_code & 0xF);
810 if (loglevel) {
811 fprintf(logfile, "Unknown invalid operation (%02x)\n",
812 env->error_code & 0xF);
813 }
814 info.si_code = TARGET_ILL_ILLADR;
815 break;
816 }
817 break;
818 case EXCP_PRIV:
819 fprintf(stderr, "Privilege violation\n");
820 if (loglevel)
821 fprintf(logfile, "Privilege violation\n");
822 info.si_signo = TARGET_SIGILL;
823 info.si_errno = 0;
824 switch (env->error_code & 0xF) {
825 case EXCP_PRIV_OPC:
826 info.si_code = TARGET_ILL_PRVOPC;
827 break;
828 case EXCP_PRIV_REG:
829 info.si_code = TARGET_ILL_PRVREG;
830 break;
831 default:
832 fprintf(stderr, "Unknown privilege violation (%02x)\n",
833 env->error_code & 0xF);
834 info.si_code = TARGET_ILL_PRVOPC;
835 break;
836 }
837 break;
838 case EXCP_TRAP:
839 fprintf(stderr, "Tried to call a TRAP\n");
840 if (loglevel)
841 fprintf(logfile, "Tried to call a TRAP\n");
842 abort();
843 default:
844 /* Should not happen ! */
845 fprintf(stderr, "Unknown program exception (%02x)\n",
846 env->error_code);
847 if (loglevel) {
848 fprintf(logfile, "Unknwon program exception (%02x)\n",
849 env->error_code);
850 }
851 abort();
852 }
853 info._sifields._sigfault._addr = env->nip - 4;
854 queue_signal(info.si_signo, &info);
855 break;
856 case EXCP_NO_FP:
857 fprintf(stderr, "No floating point allowed\n");
858 if (loglevel)
859 fprintf(logfile, "No floating point allowed\n");
860 info.si_signo = TARGET_SIGILL;
861 info.si_errno = 0;
862 info.si_code = TARGET_ILL_COPROC;
863 info._sifields._sigfault._addr = env->nip - 4;
864 queue_signal(info.si_signo, &info);
865 break;
866 case EXCP_DECR:
867 /* Should not happen ! */
868 fprintf(stderr, "Decrementer exception\n");
869 if (loglevel)
870 fprintf(logfile, "Decrementer exception\n");
871 abort();
872 case EXCP_RESA: /* Implementation specific */
873 /* Should not happen ! */
874 fprintf(stderr, "RESA exception should never happen !\n");
875 if (loglevel)
876 fprintf(logfile, "RESA exception should never happen !\n");
877 abort();
878 case EXCP_RESB: /* Implementation specific */
879 /* Should not happen ! */
880 fprintf(stderr, "RESB exception should never happen !\n");
881 if (loglevel)
882 fprintf(logfile, "RESB exception should never happen !\n");
883 abort();
884 case EXCP_TRACE:
885 /* Do nothing: we use this to trace execution */
886 break;
887 case EXCP_FP_ASSIST:
888 /* Should not happen ! */
889 fprintf(stderr, "Floating point assist exception\n");
890 if (loglevel)
891 fprintf(logfile, "Floating point assist exception\n");
892 abort();
893 case EXCP_MTMSR:
894 /* We reloaded the msr, just go on */
bellard9fddaa02004-05-21 12:59:32 +0000895 if (msr_pr == 0) {
bellard61190b12004-01-04 23:54:31 +0000896 fprintf(stderr, "Tried to go into supervisor mode !\n");
897 if (loglevel)
898 fprintf(logfile, "Tried to go into supervisor mode !\n");
899 abort();
bellard67867302003-11-23 17:05:30 +0000900 }
bellard61190b12004-01-04 23:54:31 +0000901 break;
902 case EXCP_BRANCH:
903 /* We stopped because of a jump... */
904 break;
905 case EXCP_RFI:
906 /* Should not occur: we always are in user mode */
907 fprintf(stderr, "Return from interrupt ?\n");
908 if (loglevel)
909 fprintf(logfile, "Return from interrupt ?\n");
910 abort();
911 case EXCP_INTERRUPT:
912 /* Don't know why this should ever happen... */
913 break;
bellarda541f292004-04-12 20:39:29 +0000914 case EXCP_DEBUG:
915 break;
bellard67867302003-11-23 17:05:30 +0000916 default:
bellard67867302003-11-23 17:05:30 +0000917 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
918 trapnr);
bellard61190b12004-01-04 23:54:31 +0000919 if (loglevel) {
920 fprintf(logfile, "qemu: unhandled CPU exception 0x%02x - "
921 "0x%02x - aborting\n", trapnr, env->error_code);
922 }
bellard67867302003-11-23 17:05:30 +0000923 abort();
924 }
925 process_pending_signals(env);
926 }
927}
928#endif
929
bellard31e31b82003-02-18 22:55:36 +0000930void usage(void)
931{
bellard4606bb32004-04-26 20:58:11 +0000932 printf("qemu-" TARGET_ARCH " version " QEMU_VERSION ", Copyright (c) 2003-2004 Fabrice Bellard\n"
bellard6f1f31c2004-04-25 18:00:45 +0000933 "usage: qemu-" TARGET_ARCH " [-h] [-d opts] [-L path] [-s size] program [arguments...]\n"
bellardb346ff42003-06-15 20:05:50 +0000934 "Linux CPU emulator (compiled for %s emulation)\n"
bellardd691f662003-03-24 21:58:34 +0000935 "\n"
bellard54936002003-05-13 00:25:15 +0000936 "-h print this help\n"
bellardb346ff42003-06-15 20:05:50 +0000937 "-L path set the elf interpreter prefix (default=%s)\n"
938 "-s size set the stack size in bytes (default=%ld)\n"
bellard54936002003-05-13 00:25:15 +0000939 "\n"
940 "debug options:\n"
bellardc6981052004-02-16 21:49:03 +0000941#ifdef USE_CODE_COPY
942 "-no-code-copy disable code copy acceleration\n"
943#endif
bellard6f1f31c2004-04-25 18:00:45 +0000944 "-d options activate log (logfile=%s)\n"
bellard54936002003-05-13 00:25:15 +0000945 "-p pagesize set the host page size to 'pagesize'\n",
bellardb346ff42003-06-15 20:05:50 +0000946 TARGET_ARCH,
bellardd691f662003-03-24 21:58:34 +0000947 interp_prefix,
bellard54936002003-05-13 00:25:15 +0000948 x86_stack_size,
949 DEBUG_LOGFILE);
bellard74cd30b2003-04-11 00:13:41 +0000950 _exit(1);
bellard31e31b82003-02-18 22:55:36 +0000951}
952
bellard9de5e442003-03-23 16:49:39 +0000953/* XXX: currently only used for async signals (see signal.c) */
bellardb346ff42003-06-15 20:05:50 +0000954CPUState *global_env;
bellard59faf6d2003-06-25 16:18:50 +0000955/* used only if single thread */
956CPUState *cpu_single_env = NULL;
957
bellard851e67a2003-03-29 16:53:14 +0000958/* used to free thread contexts */
959TaskState *first_task_state;
bellard9de5e442003-03-23 16:49:39 +0000960
bellard31e31b82003-02-18 22:55:36 +0000961int main(int argc, char **argv)
962{
963 const char *filename;
bellard01ffc752003-02-18 23:00:51 +0000964 struct target_pt_regs regs1, *regs = &regs1;
bellard31e31b82003-02-18 22:55:36 +0000965 struct image_info info1, *info = &info1;
bellard851e67a2003-03-29 16:53:14 +0000966 TaskState ts1, *ts = &ts1;
bellardb346ff42003-06-15 20:05:50 +0000967 CPUState *env;
bellard586314f2003-03-03 15:02:29 +0000968 int optind;
bellardd691f662003-03-24 21:58:34 +0000969 const char *r;
970
bellard31e31b82003-02-18 22:55:36 +0000971 if (argc <= 1)
972 usage();
bellardf801f972003-04-07 21:31:06 +0000973
bellardcc38b842003-10-27 21:16:14 +0000974 /* init debug */
975 cpu_set_log_filename(DEBUG_LOGFILE);
976
bellard586314f2003-03-03 15:02:29 +0000977 optind = 1;
bellardd691f662003-03-24 21:58:34 +0000978 for(;;) {
979 if (optind >= argc)
980 break;
981 r = argv[optind];
982 if (r[0] != '-')
983 break;
bellard586314f2003-03-03 15:02:29 +0000984 optind++;
bellardd691f662003-03-24 21:58:34 +0000985 r++;
986 if (!strcmp(r, "-")) {
987 break;
988 } else if (!strcmp(r, "d")) {
bellarde19e89a2004-03-21 17:08:23 +0000989 int mask;
990 CPULogItem *item;
bellard6f1f31c2004-04-25 18:00:45 +0000991
992 if (optind >= argc)
993 break;
bellarde19e89a2004-03-21 17:08:23 +0000994
bellard6f1f31c2004-04-25 18:00:45 +0000995 r = argv[optind++];
996 mask = cpu_str_to_log_mask(r);
bellarde19e89a2004-03-21 17:08:23 +0000997 if (!mask) {
998 printf("Log items (comma separated):\n");
999 for(item = cpu_log_items; item->mask != 0; item++) {
1000 printf("%-10s %s\n", item->name, item->help);
1001 }
1002 exit(1);
1003 }
1004 cpu_set_log(mask);
bellardd691f662003-03-24 21:58:34 +00001005 } else if (!strcmp(r, "s")) {
1006 r = argv[optind++];
1007 x86_stack_size = strtol(r, (char **)&r, 0);
1008 if (x86_stack_size <= 0)
1009 usage();
1010 if (*r == 'M')
1011 x86_stack_size *= 1024 * 1024;
1012 else if (*r == 'k' || *r == 'K')
1013 x86_stack_size *= 1024;
1014 } else if (!strcmp(r, "L")) {
1015 interp_prefix = argv[optind++];
bellard54936002003-05-13 00:25:15 +00001016 } else if (!strcmp(r, "p")) {
bellard83fb7ad2004-07-05 21:25:26 +00001017 qemu_host_page_size = atoi(argv[optind++]);
1018 if (qemu_host_page_size == 0 ||
1019 (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) {
bellard54936002003-05-13 00:25:15 +00001020 fprintf(stderr, "page size must be a power of two\n");
1021 exit(1);
1022 }
bellardc6981052004-02-16 21:49:03 +00001023 } else
1024#ifdef USE_CODE_COPY
1025 if (!strcmp(r, "no-code-copy")) {
1026 code_copy_enabled = 0;
1027 } else
1028#endif
1029 {
bellardd691f662003-03-24 21:58:34 +00001030 usage();
1031 }
bellard586314f2003-03-03 15:02:29 +00001032 }
bellardd691f662003-03-24 21:58:34 +00001033 if (optind >= argc)
1034 usage();
bellard586314f2003-03-03 15:02:29 +00001035 filename = argv[optind];
1036
bellard31e31b82003-02-18 22:55:36 +00001037 /* Zero out regs */
bellard01ffc752003-02-18 23:00:51 +00001038 memset(regs, 0, sizeof(struct target_pt_regs));
bellard31e31b82003-02-18 22:55:36 +00001039
1040 /* Zero out image_info */
1041 memset(info, 0, sizeof(struct image_info));
1042
bellard74cd30b2003-04-11 00:13:41 +00001043 /* Scan interp_prefix dir for replacement files. */
1044 init_paths(interp_prefix);
1045
bellard83fb7ad2004-07-05 21:25:26 +00001046 /* NOTE: we need to init the CPU at this stage to get
1047 qemu_host_page_size */
bellardb346ff42003-06-15 20:05:50 +00001048 env = cpu_init();
bellard92ccca62003-06-24 13:30:31 +00001049
bellard74cd30b2003-04-11 00:13:41 +00001050 if (elf_exec(filename, argv+optind, environ, regs, info) != 0) {
bellard31e31b82003-02-18 22:55:36 +00001051 printf("Error loading %s\n", filename);
bellard74cd30b2003-04-11 00:13:41 +00001052 _exit(1);
bellard31e31b82003-02-18 22:55:36 +00001053 }
1054
bellard4b74fe12003-03-03 23:23:09 +00001055 if (loglevel) {
bellard54936002003-05-13 00:25:15 +00001056 page_dump(logfile);
1057
bellard4b74fe12003-03-03 23:23:09 +00001058 fprintf(logfile, "start_brk 0x%08lx\n" , info->start_brk);
1059 fprintf(logfile, "end_code 0x%08lx\n" , info->end_code);
1060 fprintf(logfile, "start_code 0x%08lx\n" , info->start_code);
1061 fprintf(logfile, "end_data 0x%08lx\n" , info->end_data);
1062 fprintf(logfile, "start_stack 0x%08lx\n" , info->start_stack);
1063 fprintf(logfile, "brk 0x%08lx\n" , info->brk);
bellardb346ff42003-06-15 20:05:50 +00001064 fprintf(logfile, "entry 0x%08lx\n" , info->entry);
bellard4b74fe12003-03-03 23:23:09 +00001065 }
bellard31e31b82003-02-18 22:55:36 +00001066
1067 target_set_brk((char *)info->brk);
1068 syscall_init();
bellard66fb9762003-03-23 01:06:05 +00001069 signal_init();
bellard31e31b82003-02-18 22:55:36 +00001070
bellard9de5e442003-03-23 16:49:39 +00001071 global_env = env;
bellard31e31b82003-02-18 22:55:36 +00001072
bellard851e67a2003-03-29 16:53:14 +00001073 /* build Task State */
1074 memset(ts, 0, sizeof(TaskState));
1075 env->opaque = ts;
1076 ts->used = 1;
bellard59faf6d2003-06-25 16:18:50 +00001077 env->user_mode_only = 1;
bellard851e67a2003-03-29 16:53:14 +00001078
bellardb346ff42003-06-15 20:05:50 +00001079#if defined(TARGET_I386)
bellard2e255c62003-08-21 23:25:21 +00001080 cpu_x86_set_cpl(env, 3);
1081
bellard3802ce22003-07-26 18:02:28 +00001082 env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
bellard1bde4652005-01-12 22:34:47 +00001083 env->hflags |= HF_PE_MASK;
1084 if (env->cpuid_features & CPUID_SSE) {
1085 env->cr[4] |= CR4_OSFXSR_MASK;
1086 env->hflags |= HF_OSFXSR_MASK;
1087 }
1088
bellard415e5612004-02-03 23:37:12 +00001089 /* flags setup : we activate the IRQs by default as in user mode */
1090 env->eflags |= IF_MASK;
1091
bellard6dbad632003-03-16 18:05:05 +00001092 /* linux register setup */
bellard0ecfa992003-03-03 14:32:43 +00001093 env->regs[R_EAX] = regs->eax;
1094 env->regs[R_EBX] = regs->ebx;
1095 env->regs[R_ECX] = regs->ecx;
1096 env->regs[R_EDX] = regs->edx;
1097 env->regs[R_ESI] = regs->esi;
1098 env->regs[R_EDI] = regs->edi;
1099 env->regs[R_EBP] = regs->ebp;
1100 env->regs[R_ESP] = regs->esp;
bellarddab2ed92003-03-22 15:23:14 +00001101 env->eip = regs->eip;
bellard31e31b82003-02-18 22:55:36 +00001102
bellardf4beb512003-05-27 23:28:08 +00001103 /* linux interrupt setup */
bellard80a9d032005-01-03 23:31:27 +00001104 env->idt.base = (long)idt_table;
bellardf4beb512003-05-27 23:28:08 +00001105 env->idt.limit = sizeof(idt_table) - 1;
1106 set_idt(0, 0);
1107 set_idt(1, 0);
1108 set_idt(2, 0);
1109 set_idt(3, 3);
1110 set_idt(4, 3);
1111 set_idt(5, 3);
1112 set_idt(6, 0);
1113 set_idt(7, 0);
1114 set_idt(8, 0);
1115 set_idt(9, 0);
1116 set_idt(10, 0);
1117 set_idt(11, 0);
1118 set_idt(12, 0);
1119 set_idt(13, 0);
1120 set_idt(14, 0);
1121 set_idt(15, 0);
1122 set_idt(16, 0);
1123 set_idt(17, 0);
1124 set_idt(18, 0);
1125 set_idt(19, 0);
1126 set_idt(0x80, 3);
1127
bellard6dbad632003-03-16 18:05:05 +00001128 /* linux segment setup */
bellard80a9d032005-01-03 23:31:27 +00001129 env->gdt.base = (long)gdt_table;
bellard6dbad632003-03-16 18:05:05 +00001130 env->gdt.limit = sizeof(gdt_table) - 1;
bellardf4beb512003-05-27 23:28:08 +00001131 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
1132 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
1133 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
1134 write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
1135 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
1136 (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
bellard6dbad632003-03-16 18:05:05 +00001137 cpu_x86_load_seg(env, R_CS, __USER_CS);
1138 cpu_x86_load_seg(env, R_DS, __USER_DS);
1139 cpu_x86_load_seg(env, R_ES, __USER_DS);
1140 cpu_x86_load_seg(env, R_SS, __USER_DS);
1141 cpu_x86_load_seg(env, R_FS, __USER_DS);
1142 cpu_x86_load_seg(env, R_GS, __USER_DS);
bellard92ccca62003-06-24 13:30:31 +00001143
bellardb346ff42003-06-15 20:05:50 +00001144#elif defined(TARGET_ARM)
1145 {
1146 int i;
1147 for(i = 0; i < 16; i++) {
1148 env->regs[i] = regs->uregs[i];
1149 }
1150 env->cpsr = regs->uregs[16];
1151 }
bellard93ac68b2003-09-30 20:57:29 +00001152#elif defined(TARGET_SPARC)
bellard060366c2004-01-04 15:50:01 +00001153 {
1154 int i;
1155 env->pc = regs->pc;
1156 env->npc = regs->npc;
1157 env->y = regs->y;
1158 for(i = 0; i < 8; i++)
1159 env->gregs[i] = regs->u_regs[i];
1160 for(i = 0; i < 8; i++)
1161 env->regwptr[i] = regs->u_regs[i + 8];
1162 }
bellard67867302003-11-23 17:05:30 +00001163#elif defined(TARGET_PPC)
1164 {
1165 int i;
bellard61190b12004-01-04 23:54:31 +00001166 for (i = 0; i < 32; i++) {
bellard4c2e7702005-03-13 16:56:51 +00001167 if (i != 12 && i != 6 && i != 13)
bellard61190b12004-01-04 23:54:31 +00001168 env->msr[i] = (regs->msr >> i) & 1;
1169 }
bellard67867302003-11-23 17:05:30 +00001170 env->nip = regs->nip;
1171 for(i = 0; i < 32; i++) {
1172 env->gpr[i] = regs->gpr[i];
1173 }
1174 }
bellardb346ff42003-06-15 20:05:50 +00001175#else
1176#error unsupported target CPU
1177#endif
bellard31e31b82003-02-18 22:55:36 +00001178
bellard1b6b0292003-03-22 17:31:38 +00001179 cpu_loop(env);
1180 /* never exits */
bellard31e31b82003-02-18 22:55:36 +00001181 return 0;
1182}