blob: ac14abf80afdf08add79f61ee5665d34cafb21ec [file] [log] [blame]
Catalin Marinas4f04d8f2012-03-05 11:49:27 +00001/*
2 * Copyright (C) 2012 ARM Ltd.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16#ifndef __ASM_PGTABLE_H
17#define __ASM_PGTABLE_H
18
19#include <asm/proc-fns.h>
20
21#include <asm/memory.h>
22#include <asm/pgtable-hwdef.h>
23
24/*
25 * Software defined PTE bits definition.
26 */
Will Deacona6fadf72012-12-18 14:15:15 +000027#define PTE_VALID (_AT(pteval_t, 1) << 0)
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +000028#define PTE_FILE (_AT(pteval_t, 1) << 2) /* only when !pte_present() */
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000029#define PTE_DIRTY (_AT(pteval_t, 1) << 55)
30#define PTE_SPECIAL (_AT(pteval_t, 1) << 56)
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +000031 /* bit 57 for PMD_SECT_SPLITTING */
32#define PTE_PROT_NONE (_AT(pteval_t, 1) << 58) /* only when !PTE_VALID */
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000033
34/*
35 * VMALLOC and SPARSEMEM_VMEMMAP ranges.
36 */
37#define VMALLOC_START UL(0xffffff8000000000)
38#define VMALLOC_END (PAGE_OFFSET - UL(0x400000000) - SZ_64K)
39
40#define vmemmap ((struct page *)(VMALLOC_END + SZ_64K))
41
42#define FIRST_USER_ADDRESS 0
43
44#ifndef __ASSEMBLY__
45extern void __pte_error(const char *file, int line, unsigned long val);
46extern void __pmd_error(const char *file, int line, unsigned long val);
47extern void __pgd_error(const char *file, int line, unsigned long val);
48
49#define pte_ERROR(pte) __pte_error(__FILE__, __LINE__, pte_val(pte))
50#ifndef CONFIG_ARM64_64K_PAGES
51#define pmd_ERROR(pmd) __pmd_error(__FILE__, __LINE__, pmd_val(pmd))
52#endif
53#define pgd_ERROR(pgd) __pgd_error(__FILE__, __LINE__, pgd_val(pgd))
54
55/*
56 * The pgprot_* and protection_map entries will be fixed up at runtime to
57 * include the cachable and bufferable bits based on memory policy, as well as
58 * any architecture dependent bits like global/ASID and SMP shared mapping
59 * bits.
60 */
61#define _PAGE_DEFAULT PTE_TYPE_PAGE | PTE_AF
62
63extern pgprot_t pgprot_default;
64
Will Deacona6fadf72012-12-18 14:15:15 +000065#define __pgprot_modify(prot,mask,bits) \
66 __pgprot((pgprot_val(prot) & ~(mask)) | (bits))
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000067
Will Deacona6fadf72012-12-18 14:15:15 +000068#define _MOD_PROT(p, b) __pgprot_modify(p, 0, b)
69
Steve Capper9bdb6ff2013-05-02 16:25:42 +010070#define PAGE_NONE __pgprot_modify(pgprot_default, PTE_TYPE_MASK, PTE_PROT_NONE | PTE_RDONLY | PTE_PXN | PTE_UXN)
Catalin Marinas8e620b02012-11-15 17:21:16 +000071#define PAGE_SHARED _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN | PTE_UXN)
72#define PAGE_SHARED_EXEC _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN)
73#define PAGE_COPY _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN | PTE_UXN | PTE_RDONLY)
74#define PAGE_COPY_EXEC _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN | PTE_RDONLY)
75#define PAGE_READONLY _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN | PTE_UXN | PTE_RDONLY)
76#define PAGE_READONLY_EXEC _MOD_PROT(pgprot_default, PTE_USER | PTE_NG | PTE_PXN | PTE_RDONLY)
77#define PAGE_KERNEL _MOD_PROT(pgprot_default, PTE_PXN | PTE_UXN | PTE_DIRTY)
78#define PAGE_KERNEL_EXEC _MOD_PROT(pgprot_default, PTE_UXN | PTE_DIRTY)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000079
Steve Capper9bdb6ff2013-05-02 16:25:42 +010080#define __PAGE_NONE __pgprot(((_PAGE_DEFAULT) & ~PTE_TYPE_MASK) | PTE_PROT_NONE | PTE_RDONLY | PTE_PXN | PTE_UXN)
Catalin Marinas8e620b02012-11-15 17:21:16 +000081#define __PAGE_SHARED __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN | PTE_UXN)
82#define __PAGE_SHARED_EXEC __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN)
83#define __PAGE_COPY __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN | PTE_UXN | PTE_RDONLY)
84#define __PAGE_COPY_EXEC __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN | PTE_RDONLY)
85#define __PAGE_READONLY __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN | PTE_UXN | PTE_RDONLY)
86#define __PAGE_READONLY_EXEC __pgprot(_PAGE_DEFAULT | PTE_USER | PTE_NG | PTE_PXN | PTE_RDONLY)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000087
88#endif /* __ASSEMBLY__ */
89
90#define __P000 __PAGE_NONE
91#define __P001 __PAGE_READONLY
92#define __P010 __PAGE_COPY
93#define __P011 __PAGE_COPY
94#define __P100 __PAGE_READONLY_EXEC
95#define __P101 __PAGE_READONLY_EXEC
96#define __P110 __PAGE_COPY_EXEC
97#define __P111 __PAGE_COPY_EXEC
98
99#define __S000 __PAGE_NONE
100#define __S001 __PAGE_READONLY
101#define __S010 __PAGE_SHARED
102#define __S011 __PAGE_SHARED
103#define __S100 __PAGE_READONLY_EXEC
104#define __S101 __PAGE_READONLY_EXEC
105#define __S110 __PAGE_SHARED_EXEC
106#define __S111 __PAGE_SHARED_EXEC
107
108#ifndef __ASSEMBLY__
109/*
110 * ZERO_PAGE is a global shared page that is always zero: used
111 * for zero-mapped memory areas etc..
112 */
113extern struct page *empty_zero_page;
114#define ZERO_PAGE(vaddr) (empty_zero_page)
115
116#define pte_pfn(pte) ((pte_val(pte) & PHYS_MASK) >> PAGE_SHIFT)
117
118#define pfn_pte(pfn,prot) (__pte(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot)))
119
120#define pte_none(pte) (!pte_val(pte))
121#define pte_clear(mm,addr,ptep) set_pte(ptep, __pte(0))
122#define pte_page(pte) (pfn_to_page(pte_pfn(pte)))
123#define pte_offset_kernel(dir,addr) (pmd_page_vaddr(*(dir)) + __pte_index(addr))
124
125#define pte_offset_map(dir,addr) pte_offset_kernel((dir), (addr))
126#define pte_offset_map_nested(dir,addr) pte_offset_kernel((dir), (addr))
127#define pte_unmap(pte) do { } while (0)
128#define pte_unmap_nested(pte) do { } while (0)
129
130/*
131 * The following only work if pte_present(). Undefined behaviour otherwise.
132 */
Will Deacona6fadf72012-12-18 14:15:15 +0000133#define pte_present(pte) (pte_val(pte) & (PTE_VALID | PTE_PROT_NONE))
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000134#define pte_dirty(pte) (pte_val(pte) & PTE_DIRTY)
135#define pte_young(pte) (pte_val(pte) & PTE_AF)
136#define pte_special(pte) (pte_val(pte) & PTE_SPECIAL)
137#define pte_write(pte) (!(pte_val(pte) & PTE_RDONLY))
Catalin Marinas8e620b02012-11-15 17:21:16 +0000138#define pte_exec(pte) (!(pte_val(pte) & PTE_UXN))
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000139
Will Deacona6fadf72012-12-18 14:15:15 +0000140#define pte_valid_user(pte) \
Will Deacon02522462013-01-09 11:08:10 +0000141 ((pte_val(pte) & (PTE_VALID | PTE_USER)) == (PTE_VALID | PTE_USER))
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000142
Steve Capper93701032014-01-15 14:07:12 +0000143static inline pte_t pte_wrprotect(pte_t pte)
144{
145 pte_val(pte) |= PTE_RDONLY;
146 return pte;
147}
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000148
Steve Capper93701032014-01-15 14:07:12 +0000149static inline pte_t pte_mkwrite(pte_t pte)
150{
151 pte_val(pte) &= ~PTE_RDONLY;
152 return pte;
153}
154
155static inline pte_t pte_mkclean(pte_t pte)
156{
157 pte_val(pte) &= ~PTE_DIRTY;
158 return pte;
159}
160
161static inline pte_t pte_mkdirty(pte_t pte)
162{
163 pte_val(pte) |= PTE_DIRTY;
164 return pte;
165}
166
167static inline pte_t pte_mkold(pte_t pte)
168{
169 pte_val(pte) &= ~PTE_AF;
170 return pte;
171}
172
173static inline pte_t pte_mkyoung(pte_t pte)
174{
175 pte_val(pte) |= PTE_AF;
176 return pte;
177}
178
179static inline pte_t pte_mkspecial(pte_t pte)
180{
181 pte_val(pte) |= PTE_SPECIAL;
182 return pte;
183}
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000184
185static inline void set_pte(pte_t *ptep, pte_t pte)
186{
187 *ptep = pte;
188}
189
190extern void __sync_icache_dcache(pte_t pteval, unsigned long addr);
191
192static inline void set_pte_at(struct mm_struct *mm, unsigned long addr,
193 pte_t *ptep, pte_t pte)
194{
Will Deacona6fadf72012-12-18 14:15:15 +0000195 if (pte_valid_user(pte)) {
Catalin Marinas5aab0862014-03-12 16:28:09 +0000196 if (!pte_special(pte) && pte_exec(pte))
Will Deacon02522462013-01-09 11:08:10 +0000197 __sync_icache_dcache(pte, addr);
198 if (!pte_dirty(pte))
199 pte = pte_wrprotect(pte);
200 }
201
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000202 set_pte(ptep, pte);
203}
204
205/*
206 * Huge pte definitions.
207 */
Steve Capper3b5a3a62013-04-10 13:48:00 +0100208#define pte_huge(pte) (!(pte_val(pte) & PTE_TABLE_BIT))
209#define pte_mkhuge(pte) (__pte(pte_val(pte) & ~PTE_TABLE_BIT))
210
211/*
212 * Hugetlb definitions.
213 */
214#define HUGE_MAX_HSTATE 2
215#define HPAGE_SHIFT PMD_SHIFT
216#define HPAGE_SIZE (_AC(1, UL) << HPAGE_SHIFT)
217#define HPAGE_MASK (~(HPAGE_SIZE - 1))
218#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000219
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000220#define __HAVE_ARCH_PTE_SPECIAL
221
222/*
Steve Capperd9ccf6b2013-04-19 16:23:57 +0100223 * Software PMD bits for THP
224 */
225
226#define PMD_SECT_DIRTY (_AT(pmdval_t, 1) << 55)
227#define PMD_SECT_SPLITTING (_AT(pmdval_t, 1) << 57)
228
229/*
230 * THP definitions.
231 */
232#define pmd_young(pmd) (pmd_val(pmd) & PMD_SECT_AF)
233
234#define __HAVE_ARCH_PMD_WRITE
235#define pmd_write(pmd) (!(pmd_val(pmd) & PMD_SECT_RDONLY))
236
237#ifdef CONFIG_TRANSPARENT_HUGEPAGE
238#define pmd_trans_huge(pmd) (pmd_val(pmd) && !(pmd_val(pmd) & PMD_TABLE_BIT))
239#define pmd_trans_splitting(pmd) (pmd_val(pmd) & PMD_SECT_SPLITTING)
240#endif
241
242#define PMD_BIT_FUNC(fn,op) \
243static inline pmd_t pmd_##fn(pmd_t pmd) { pmd_val(pmd) op; return pmd; }
244
245PMD_BIT_FUNC(wrprotect, |= PMD_SECT_RDONLY);
246PMD_BIT_FUNC(mkold, &= ~PMD_SECT_AF);
247PMD_BIT_FUNC(mksplitting, |= PMD_SECT_SPLITTING);
248PMD_BIT_FUNC(mkwrite, &= ~PMD_SECT_RDONLY);
249PMD_BIT_FUNC(mkdirty, |= PMD_SECT_DIRTY);
250PMD_BIT_FUNC(mkyoung, |= PMD_SECT_AF);
251PMD_BIT_FUNC(mknotpresent, &= ~PMD_TYPE_MASK);
252
253#define pmd_mkhuge(pmd) (__pmd(pmd_val(pmd) & ~PMD_TABLE_BIT))
254
255#define pmd_pfn(pmd) (((pmd_val(pmd) & PMD_MASK) & PHYS_MASK) >> PAGE_SHIFT)
256#define pfn_pmd(pfn,prot) (__pmd(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot)))
257#define mk_pmd(page,prot) pfn_pmd(page_to_pfn(page),prot)
258
259#define pmd_page(pmd) pfn_to_page(__phys_to_pfn(pmd_val(pmd) & PHYS_MASK))
260
261static inline pmd_t pmd_modify(pmd_t pmd, pgprot_t newprot)
262{
263 const pmdval_t mask = PMD_SECT_USER | PMD_SECT_PXN | PMD_SECT_UXN |
264 PMD_SECT_RDONLY | PMD_SECT_PROT_NONE |
265 PMD_SECT_VALID;
266 pmd_val(pmd) = (pmd_val(pmd) & ~mask) | (pgprot_val(newprot) & mask);
267 return pmd;
268}
269
270#define set_pmd_at(mm, addr, pmdp, pmd) set_pmd(pmdp, pmd)
271
272static inline int has_transparent_hugepage(void)
273{
274 return 1;
275}
276
277/*
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000278 * Mark the prot value as uncacheable and unbufferable.
279 */
280#define pgprot_noncached(prot) \
Catalin Marinase4cb9732014-03-12 16:07:06 +0000281 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRnE) | PTE_PXN | PTE_UXN)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000282#define pgprot_writecombine(prot) \
Catalin Marinase4cb9732014-03-12 16:07:06 +0000283 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_NORMAL_NC) | PTE_PXN | PTE_UXN)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000284#define pgprot_dmacoherent(prot) \
Catalin Marinase4cb9732014-03-12 16:07:06 +0000285 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_NORMAL_NC) | PTE_PXN | PTE_UXN)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000286#define __HAVE_PHYS_MEM_ACCESS_PROT
287struct file;
288extern pgprot_t phys_mem_access_prot(struct file *file, unsigned long pfn,
289 unsigned long size, pgprot_t vma_prot);
290
291#define pmd_none(pmd) (!pmd_val(pmd))
292#define pmd_present(pmd) (pmd_val(pmd))
293
294#define pmd_bad(pmd) (!(pmd_val(pmd) & 2))
295
296static inline void set_pmd(pmd_t *pmdp, pmd_t pmd)
297{
298 *pmdp = pmd;
299 dsb();
300}
301
302static inline void pmd_clear(pmd_t *pmdp)
303{
304 set_pmd(pmdp, __pmd(0));
305}
306
307static inline pte_t *pmd_page_vaddr(pmd_t pmd)
308{
309 return __va(pmd_val(pmd) & PHYS_MASK & (s32)PAGE_MASK);
310}
311
312#define pmd_page(pmd) pfn_to_page(__phys_to_pfn(pmd_val(pmd) & PHYS_MASK))
313
314/*
315 * Conversion functions: convert a page and protection to a page entry,
316 * and a page entry and page directory to the page they refer to.
317 */
318#define mk_pte(page,prot) pfn_pte(page_to_pfn(page),prot)
319
320#ifndef CONFIG_ARM64_64K_PAGES
321
322#define pud_none(pud) (!pud_val(pud))
323#define pud_bad(pud) (!(pud_val(pud) & 2))
324#define pud_present(pud) (pud_val(pud))
325
326static inline void set_pud(pud_t *pudp, pud_t pud)
327{
328 *pudp = pud;
329 dsb();
330}
331
332static inline void pud_clear(pud_t *pudp)
333{
334 set_pud(pudp, __pud(0));
335}
336
337static inline pmd_t *pud_page_vaddr(pud_t pud)
338{
339 return __va(pud_val(pud) & PHYS_MASK & (s32)PAGE_MASK);
340}
341
342#endif /* CONFIG_ARM64_64K_PAGES */
343
344/* to find an entry in a page-table-directory */
345#define pgd_index(addr) (((addr) >> PGDIR_SHIFT) & (PTRS_PER_PGD - 1))
346
347#define pgd_offset(mm, addr) ((mm)->pgd+pgd_index(addr))
348
349/* to find an entry in a kernel page-table-directory */
350#define pgd_offset_k(addr) pgd_offset(&init_mm, addr)
351
352/* Find an entry in the second-level page table.. */
353#ifndef CONFIG_ARM64_64K_PAGES
354#define pmd_index(addr) (((addr) >> PMD_SHIFT) & (PTRS_PER_PMD - 1))
355static inline pmd_t *pmd_offset(pud_t *pud, unsigned long addr)
356{
357 return (pmd_t *)pud_page_vaddr(*pud) + pmd_index(addr);
358}
359#endif
360
361/* Find an entry in the third-level page table.. */
362#define __pte_index(addr) (((addr) >> PAGE_SHIFT) & (PTRS_PER_PTE - 1))
363
364static inline pte_t pte_modify(pte_t pte, pgprot_t newprot)
365{
Will Deacona6fadf72012-12-18 14:15:15 +0000366 const pteval_t mask = PTE_USER | PTE_PXN | PTE_UXN | PTE_RDONLY |
367 PTE_PROT_NONE | PTE_VALID;
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000368 pte_val(pte) = (pte_val(pte) & ~mask) | (pgprot_val(newprot) & mask);
369 return pte;
370}
371
372extern pgd_t swapper_pg_dir[PTRS_PER_PGD];
373extern pgd_t idmap_pg_dir[PTRS_PER_PGD];
374
375#define SWAPPER_DIR_SIZE (3 * PAGE_SIZE)
376#define IDMAP_DIR_SIZE (2 * PAGE_SIZE)
377
378/*
379 * Encode and decode a swap entry:
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000380 * bits 0-1: present (must be zero)
381 * bit 2: PTE_FILE
382 * bits 3-8: swap type
383 * bits 9-57: swap offset
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000384 */
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000385#define __SWP_TYPE_SHIFT 3
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000386#define __SWP_TYPE_BITS 6
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000387#define __SWP_OFFSET_BITS 49
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000388#define __SWP_TYPE_MASK ((1 << __SWP_TYPE_BITS) - 1)
389#define __SWP_OFFSET_SHIFT (__SWP_TYPE_BITS + __SWP_TYPE_SHIFT)
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000390#define __SWP_OFFSET_MASK ((1UL << __SWP_OFFSET_BITS) - 1)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000391
392#define __swp_type(x) (((x).val >> __SWP_TYPE_SHIFT) & __SWP_TYPE_MASK)
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000393#define __swp_offset(x) (((x).val >> __SWP_OFFSET_SHIFT) & __SWP_OFFSET_MASK)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000394#define __swp_entry(type,offset) ((swp_entry_t) { ((type) << __SWP_TYPE_SHIFT) | ((offset) << __SWP_OFFSET_SHIFT) })
395
396#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
397#define __swp_entry_to_pte(swp) ((pte_t) { (swp).val })
398
399/*
400 * Ensure that there are not more swap files than can be encoded in the kernel
401 * the PTEs.
402 */
403#define MAX_SWAPFILES_CHECK() BUILD_BUG_ON(MAX_SWAPFILES_SHIFT > __SWP_TYPE_BITS)
404
405/*
406 * Encode and decode a file entry:
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000407 * bits 0-1: present (must be zero)
408 * bit 2: PTE_FILE
409 * bits 3-57: file offset / PAGE_SIZE
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000410 */
411#define pte_file(pte) (pte_val(pte) & PTE_FILE)
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000412#define pte_to_pgoff(x) (pte_val(x) >> 3)
413#define pgoff_to_pte(x) __pte(((x) << 3) | PTE_FILE)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000414
Catalin Marinas6d9c4ff2013-11-27 16:59:27 +0000415#define PTE_FILE_MAX_BITS 55
Catalin Marinas4f04d8f2012-03-05 11:49:27 +0000416
417extern int kern_addr_valid(unsigned long addr);
418
419#include <asm-generic/pgtable.h>
420
421/*
422 * remap a physical page `pfn' of size `size' with page protection `prot'
423 * into virtual address `from'
424 */
425#define io_remap_pfn_range(vma,from,pfn,size,prot) \
426 remap_pfn_range(vma, from, pfn, size, prot)
427
428#define pgtable_cache_init() do { } while (0)
429
430#endif /* !__ASSEMBLY__ */
431
432#endif /* __ASM_PGTABLE_H */