blob: 917488a0ab00f12b9c49ac7e13b72ea5ea28eecb [file] [log] [blame]
Max Filippov28570e82012-11-19 08:30:15 +04001/*
2 * arch/xtensa/include/asm/traps.h
3 *
4 * This file is subject to the terms and conditions of the GNU General Public
5 * License. See the file "COPYING" in the main directory of this archive
6 * for more details.
7 *
8 * Copyright (C) 2012 Tensilica Inc.
9 */
10#ifndef _XTENSA_TRAPS_H
11#define _XTENSA_TRAPS_H
12
13#include <asm/ptrace.h>
14
15/*
16 * handler must be either of the following:
17 * void (*)(struct pt_regs *regs);
18 * void (*)(struct pt_regs *regs, unsigned long exccause);
19 */
20extern void * __init trap_set_handler(int cause, void *handler);
21extern void do_unhandled(struct pt_regs *regs, unsigned long exccause);
22
Max Filippov2d6f82f2013-02-03 05:39:22 +040023static inline void spill_registers(void)
24{
Max Filippov2d6f82f2013-02-03 05:39:22 +040025
26 __asm__ __volatile__ (
Max Filippov4e962742013-04-06 04:10:13 +040027 "movi a14, "__stringify((1 << PS_EXCM_BIT) | LOCKLEVEL)"\n\t"
Max Filippov2d6f82f2013-02-03 05:39:22 +040028 "mov a12, a0\n\t"
29 "rsr a13, sar\n\t"
30 "xsr a14, ps\n\t"
31 "movi a0, _spill_registers\n\t"
32 "rsync\n\t"
33 "callx0 a0\n\t"
34 "mov a0, a12\n\t"
35 "wsr a13, sar\n\t"
36 "wsr a14, ps\n\t"
Max Filippov4e962742013-04-06 04:10:13 +040037 : :
Max Filippov2d6f82f2013-02-03 05:39:22 +040038#if defined(CONFIG_FRAME_POINTER)
39 : "a2", "a3", "a4", "a11", "a12", "a13", "a14", "a15",
40#else
41 : "a2", "a3", "a4", "a7", "a11", "a12", "a13", "a14", "a15",
42#endif
43 "memory");
44}
45
Max Filippov28570e82012-11-19 08:30:15 +040046#endif /* _XTENSA_TRAPS_H */