aboutsummaryrefslogtreecommitdiff
path: root/tests/tcg/xtensa/linker.ld.S
blob: 5902302cf8fd6a491340611d175862ac7ad00bc3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
#include "core-isa.h"

#if XTENSA_HAVE_BE
OUTPUT_FORMAT("elf32-xtensa-be")
#else
OUTPUT_FORMAT("elf32-xtensa-le")
#endif
ENTRY(_start)

__DYNAMIC = 0;

MEMORY {
    ram : ORIGIN = XCHAL_VECBASE_RESET_VADDR, LENGTH = 0x08000000  /* 128M */
    rom : ORIGIN = XCHAL_RESET_VECTOR_VADDR, LENGTH = 0x00001000  /* 4k */
}

SECTIONS
{
    .init :
    {
        *(.init)
        *(.init.*)
    } > rom

    .vector :
    {
    . = XCHAL_WINDOW_OF4_VECOFS;
        *(.vector.window_overflow_4)
        *(.vector.window_overflow_4.*)
    . = XCHAL_WINDOW_UF4_VECOFS;
        *(.vector.window_underflow_4)
        *(.vector.window_underflow_4.*)
    . = XCHAL_WINDOW_OF8_VECOFS;
        *(.vector.window_overflow_8)
        *(.vector.window_overflow_8.*)
    . = XCHAL_WINDOW_UF8_VECOFS;
        *(.vector.window_underflow_8)
        *(.vector.window_underflow_8.*)
    . = XCHAL_WINDOW_OF12_VECOFS;
        *(.vector.window_overflow_12)
        *(.vector.window_overflow_12.*)
    . = XCHAL_WINDOW_UF12_VECOFS;
        *(.vector.window_underflow_12)
        *(.vector.window_underflow_12.*)

#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 2
    . = XCHAL_INTLEVEL2_VECOFS;
        *(.vector.level2)
        *(.vector.level2.*)
#endif
#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 3
    . = XCHAL_INTLEVEL3_VECOFS;
        *(.vector.level3)
        *(.vector.level3.*)
#endif
#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 4
    . = XCHAL_INTLEVEL4_VECOFS;
        *(.vector.level4)
        *(.vector.level4.*)
#endif
#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 5
    . = XCHAL_INTLEVEL5_VECOFS;
        *(.vector.level5)
        *(.vector.level5.*)
#endif
#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 6
    . = XCHAL_INTLEVEL6_VECOFS;
        *(.vector.level6)
        *(.vector.level6.*)
#endif
#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 7
    . = XCHAL_INTLEVEL7_VECOFS;
        *(.vector.level7)
        *(.vector.level7.*)
#endif

    . = XCHAL_KERNEL_VECOFS;
        *(.vector.kernel)
        *(.vector.kernel.*)
    . = XCHAL_USER_VECOFS;
        *(.vector.user)
        *(.vector.user.*)
    . = XCHAL_DOUBLEEXC_VECOFS;
        *(.vector.double)
        *(.vector.double.*)
    } > ram

    .text :
    {
        _ftext = .;
        *(.text .stub .text.* .gnu.linkonce.t.* .literal .literal.*)
        _etext = .;
    } > ram

    .rodata :
    {
        . = ALIGN(4);
        _frodata = .;
        *(.rodata .rodata.* .gnu.linkonce.r.*)
        *(.rodata1)
        _erodata = .;
    } > ram

    .data :
    {
        . = ALIGN(4);
        _fdata = .;
        *(.data .data.* .gnu.linkonce.d.*)
        *(.data1)
        _gp = ALIGN(16);
        *(.sdata .sdata.* .gnu.linkonce.s.*)
        _edata = .;
    } > ram

    .bss :
    {
        . = ALIGN(4);
        _fbss = .;
        *(.dynsbss)
        *(.sbss .sbss.* .gnu.linkonce.sb.*)
        *(.scommon)
        *(.dynbss)
        *(.bss .bss.* .gnu.linkonce.b.*)
        *(COMMON)
        _ebss = .;
        _end = .;
    } > ram
}

PROVIDE(_fstack = (ORIGIN(ram) & 0xf0000000) + LENGTH(ram) - 16);