aboutsummaryrefslogtreecommitdiff
path: root/target-sh4/helper.c
AgeCommit message (Expand)Author
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber
2013-07-09log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber
2013-04-08hw: move headers to include/Paolo Bonzini
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity
2012-03-14target-sh4: Don't overuse CPUStateAndreas Färber
2011-12-05Merge remote-tracking branch 'stefanha/trivial-patches' into stagingAnthony Liguori
2011-12-02fix spelling in target sub directoryDong Xu Wang
2011-11-24sh_intc: convert interrupt controller to memory APIBenoît Canet
2011-08-07Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl
2011-06-26Remove exec-all.h include directivesBlue Swirl
2011-03-03target-sh4: move intr_at_halt out of cpu_halted()Aurelien Jarno
2011-01-26target-sh4: update PTEH upon MMU exceptionAlexandre Courbot
2011-01-26sh4: implement missing mmaped TLB read functionsAurelien Jarno
2011-01-26sh4: implement missing mmaped TLB write functionsAurelien Jarno
2011-01-25target-sh4: fix index of address read error exceptionAlexandre Courbot
2011-01-25target-sh4: fix TLB invalidation codeAlexandre Courbot
2011-01-15target-sh4: correct use of ! and &Aurelien Jarno
2011-01-10target-sh4: improve TLBAurelien Jarno
2011-01-09target-sh4: implement writes to mmaped ITLBAurelien Jarno
2010-03-18Replace assert(0) with abort() or cpu_abort()Blue Swirl
2010-03-17Large page TLB flushPaul Brook
2010-03-12Remove cpu_get_phys_page_debug from userspace emulationPaul Brook
2010-02-14Fix incorrect exception_index useBlue Swirl
2010-02-09target-sh4: MMU: separate execute and read/write permissionsAurelien Jarno
2010-02-09target-sh4: MMU: fix store queue addressesAurelien Jarno
2010-02-09target-sh4: MMU: remove dead codeAurelien Jarno
2010-02-09target-sh4: MMU: optimize UTLB accessesAurelien Jarno
2010-02-09target-sh4: MMU: fix ITLB priviledge checkAurelien Jarno
2010-02-09target-sh4: MMU: simplify call to tlb_set_page()Aurelien Jarno
2010-02-09sh7750: handle MMUCR TI bitAurelien Jarno
2009-10-01Revert "Get rid of _t suffix"Anthony Liguori
2009-10-01Get rid of _t suffixmalc
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl
2009-05-13Include assert.h from qemu-common.hPaul Brook
2009-04-03SH: Fix linux-user _is_cached typo.edgar_igl
2009-04-03SH: Add cpu_sh4_is_cached for linux-user.edgar_igl
2009-04-01SH: Improve movca.l/ocbi emulation.edgar_igl
2009-03-03SH4: Fixed last UTLB unused and URB/URC managementaurel32
2009-03-03SH4: Fixed last UTLB unusedaurel32
2009-03-03SH4: Fixed last UTLB unusedaurel32
2009-03-03clean build: Fix remaining sh4 warningsaurel32
2009-01-15global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)aliguori
2009-01-15Convert references to logfile/loglevel to use qemu_log*() macrosaliguori
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel32
2008-12-10target-sh4: Add SH bit handling to TLBaurel32
2008-12-07SH4: Eliminate P4 to A7 mangling (Takashi YOSHII).balrog
2008-12-07SH: On-chip PCI controller support (Takashi YOSHII).balrog
2008-11-21target-sh4: fix TLB/MMU emulationaurel32
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-26 08:30:00 +0000