aboutsummaryrefslogtreecommitdiff
path: root/include/tcg
AgeCommit message (Expand)Author
2022-06-02tcg: Add tcg_gen_mov_ptrRichard Henderson
2022-05-11Normalize header guard symbol definitionMarkus Armbruster
2022-05-04tcg: Implement tcg_gen_{h,w}swap_{i32,i64}Richard Henderson
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau
2022-04-20tcg: Add tcg_constant_ptrRichard Henderson
2022-04-20tcg: Fix indirect lowering vs TCG_OPF_COND_BRANCHRichard Henderson
2022-03-04tcg: Add opcodes for vector nand, nor, eqvRichard Henderson
2022-03-04tcg: Set MAX_OPC_PARAM_IARGS to 7Ziqiao Kong
2022-03-02tcg/tcg-op-gvec.c: Introduce tcg_gen_gvec_4iMatheus Ferst
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot
2021-11-03Merge remote-tracking branch 'remotes/berrange/tags/hmp-x-qmp-620-pull-reques...Richard Henderson
2021-11-02qapi: introduce x-query-opcount QMP commandDaniel P. Berrangé
2021-11-02qapi: introduce x-query-jit QMP commandDaniel P. Berrangé
2021-11-02tcg: Add helper_unaligned_{ld,st} for user-only sigbusRichard Henderson
2021-10-13tcg: Move helper_*_mmu decls to tcg/tcg-ldst.hRichard Henderson
2021-10-13accel/tcg: Move cpu_atomic decls to exec/cpu_ldst.hRichard Henderson
2021-10-12accel/tcg: re-factor plugin_inject_cb so we can assert insn_idx is validAlex Bennée
2021-10-05tcg: Split out MemOpIdx to exec/memopidx.hRichard Henderson
2021-10-05tcg: Rename TCGMemOpIdx to MemOpIdxRichard Henderson
2021-10-05tcg: add dup_const_tl wrapperPhilipp Tomsich
2021-09-14tcg: Remove tcg_global_reg_new definesBin Meng
2021-07-21tcg: Rename helper_atomic_*_mmu and provide for user-onlyRichard Henderson
2021-07-09tcg: Remove TCG_TARGET_HAS_goto_ptrRichard Henderson
2021-07-09tcg: Move tb_phys_invalidate_count to tb_ctxRichard Henderson
2021-07-09tcg: Bake tb_destroy() into tcg_region_treeLiren Wei
2021-06-29tcg: Add flags argument to tcg_gen_bswap16_*, tcg_gen_bswap32_i64Richard Henderson
2021-06-29tcg: Add flags argument to bswap opcodesRichard Henderson
2021-06-29tcg: Implement tcg_gen_vec_add{sub}32_tlLIU Zhiwei
2021-06-29tcg: Add tcg_gen_vec_shl{shr}{sar}8i_i32LIU Zhiwei
2021-06-29tcg: Add tcg_gen_vec_shl{shr}{sar}16i_i32LIU Zhiwei
2021-06-29tcg: Add tcg_gen_vec_add{sub}8_i32LIU Zhiwei
2021-06-29tcg: Add tcg_gen_vec_add{sub}16_i32LIU Zhiwei
2021-06-24Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210624'...Peter Maydell
2021-06-21tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64Peter Maydell
2021-06-19tcg: expose TCGCond manipulation routinesAlessandro Di Federico
2021-06-19tcg/tci: Change encoding to uint32_t unitsRichard Henderson
2021-06-19tcg/tci: Use ffi for callsRichard Henderson
2021-06-13tcg: Fix documentation for tcg_constant_* vs tcg_temp_free_*Richard Henderson
2021-06-13tcg: Introduce tcg_remove_ops_afterRichard Henderson
2021-06-13tcg: Move tcg_init_ctx and tcg_ctx from accel/tcg/Richard Henderson
2021-06-11tcg: Move in_code_gen_buffer and tests to region.cRichard Henderson
2021-06-11accel/tcg: Pass down max_cpus to tcg_initRichard Henderson
2021-06-11tcg: Create tcg_initRichard Henderson
2021-06-11accel/tcg: Move alloc_code_gen_buffer to tcg/region.cRichard Henderson
2021-05-26accel/tcg: Reduce 'exec/tb-context.h' inclusionPhilippe Mathieu-Daudé
2021-05-14tcg: Add tcg_constant_tlMatheus Ferst
2021-03-17tcg/tci: Implement the disassembler properlyRichard Henderson
2021-01-24tcg: Restart code generation when we run out of tempsRichard Henderson
2021-01-22tcg: Optimize inline dup_const for MO_64Richard Henderson
2021-01-13tcg: Remove tcg_gen_dup{8,16,32,64}i_vecRichard Henderson