diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2022-06-08 19:38:59 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2022-06-08 19:38:59 +0100 |
| commit | 414c54d515dba16bfaef643a8acec200c05f229a (patch) | |
| tree | 7e67548bc1de794e33dbee7ae802b23f3f953b5c /scripts | |
| parent | f305bf9436896b4cd9ef622034e166b024780874 (diff) | |
target/arm: Add ID_AA64SMFR0_EL1pull-target-arm-20220609
This register is allocated from the existing block of id registers,
so it is already RES0 for cpus that do not implement SME.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220607203306.657998-21-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions