aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/soc15_ih_clientid.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/amd/include/soc15_ih_clientid.h')
-rw-r--r--drivers/gpu/drm/amd/include/soc15_ih_clientid.h48
1 files changed, 44 insertions, 4 deletions
diff --git a/drivers/gpu/drm/amd/include/soc15_ih_clientid.h b/drivers/gpu/drm/amd/include/soc15_ih_clientid.h
index 12e196c15bbe..21af181a802c 100644
--- a/drivers/gpu/drm/amd/include/soc15_ih_clientid.h
+++ b/drivers/gpu/drm/amd/include/soc15_ih_clientid.h
@@ -24,8 +24,10 @@
#ifndef __SOC15_IH_CLIENTID_H__
#define __SOC15_IH_CLIENTID_H__
- /*
- * vega10+ IH clients
+/*
+ * Vega10+ IH clients
+ * Whenever this structure is updated, which should not happen, make sure
+ * soc15_ih_clientid_name in the below is also updated accordingly.
*/
enum soc15_ih_clientid {
SOC15_IH_CLIENTID_IH = 0x00,
@@ -42,7 +44,6 @@ enum soc15_ih_clientid {
SOC15_IH_CLIENTID_SE1SH = 0x0b,
SOC15_IH_CLIENTID_SE2SH = 0x0c,
SOC15_IH_CLIENTID_SE3SH = 0x0d,
- SOC15_IH_CLIENTID_SYSHUB = 0x0e,
SOC15_IH_CLIENTID_UVD1 = 0x0e,
SOC15_IH_CLIENTID_THM = 0x0f,
SOC15_IH_CLIENTID_UVD = 0x10,
@@ -55,6 +56,7 @@ enum soc15_ih_clientid {
SOC15_IH_CLIENTID_DF = 0x17,
SOC15_IH_CLIENTID_VCE1 = 0x18,
SOC15_IH_CLIENTID_PWR = 0x19,
+ SOC15_IH_CLIENTID_RESERVED = 0x1a,
SOC15_IH_CLIENTID_UTCL2 = 0x1b,
SOC15_IH_CLIENTID_EA = 0x1c,
SOC15_IH_CLIENTID_UTCL2LOG = 0x1d,
@@ -63,7 +65,45 @@ enum soc15_ih_clientid {
SOC15_IH_CLIENTID_MAX,
- SOC15_IH_CLIENTID_VCN = SOC15_IH_CLIENTID_UVD
+ SOC15_IH_CLIENTID_VCN = SOC15_IH_CLIENTID_UVD,
+ SOC15_IH_CLIENTID_VCN1 = SOC15_IH_CLIENTID_UVD1,
+ SOC15_IH_CLIENTID_SDMA2 = SOC15_IH_CLIENTID_ACP,
+ SOC15_IH_CLIENTID_SDMA3 = SOC15_IH_CLIENTID_DCE,
+ SOC15_IH_CLIENTID_SDMA3_Sienna_Cichlid = SOC15_IH_CLIENTID_ISP,
+ SOC15_IH_CLIENTID_SDMA4 = SOC15_IH_CLIENTID_ISP,
+ SOC15_IH_CLIENTID_SDMA5 = SOC15_IH_CLIENTID_VCE0,
+ SOC15_IH_CLIENTID_SDMA6 = SOC15_IH_CLIENTID_XDMA,
+ SOC15_IH_CLIENTID_SDMA7 = SOC15_IH_CLIENTID_VCE1,
+ SOC15_IH_CLIENTID_VMC1 = SOC15_IH_CLIENTID_PCIE0,
+};
+
+extern const char *soc15_ih_clientid_name[];
+
+/*
+ * soc21 IH clients
+ */
+enum soc21_ih_clientid {
+ SOC21_IH_CLIENTID_IH = 0x00,
+ SOC21_IH_CLIENTID_ATHUB = 0x02,
+ SOC21_IH_CLIENTID_BIF = 0x03,
+ SOC21_IH_CLIENTID_DCN = 0x04,
+ SOC21_IH_CLIENTID_ISP = 0x05,
+ SOC21_IH_CLIENTID_MP3 = 0x06,
+ SOC21_IH_CLIENTID_RLC = 0x07,
+ SOC21_IH_CLIENTID_GFX = 0x0a,
+ SOC21_IH_CLIENTID_IMU = 0x0b,
+ SOC21_IH_CLIENTID_VCN1 = 0x0e,
+ SOC21_IH_CLIENTID_THM = 0x0f,
+ SOC21_IH_CLIENTID_VCN = 0x10,
+ SOC21_IH_CLIENTID_VMC = 0x12,
+ SOC21_IH_CLIENTID_GRBM_CP = 0x14,
+ SOC21_IH_CLIENTID_ROM_SMUIO = 0x16,
+ SOC21_IH_CLIENTID_DF = 0x17,
+ SOC21_IH_CLIENTID_PWR = 0x19,
+ SOC21_IH_CLIENTID_LSDMA = 0x1a,
+ SOC21_IH_CLIENTID_MP0 = 0x1e,
+ SOC21_IH_CLIENTID_MP1 = 0x1f,
+ SOC21_IH_CLIENTID_MAX,
};
#endif