diff options
| author | Jonghwa Lee <jonghwa3.lee@samsung.com> | 2014-05-27 20:27:08 +0900 |
|---|---|---|
| committer | Tomasz Figa <t.figa@samsung.com> | 2014-06-30 15:07:56 +0200 |
| commit | 17d3f1d27ce2fd377ddb03531b87dd9e96e01b34 (patch) | |
| tree | 5e337db7eaa68d4a17eca7c5ba3aee0b939e9e8f /include/dt-bindings/pwm | |
| parent | d5e136a21b2028fb1f45143ea7112d5869bfc6c7 (diff) | |
clk: exynos4: Add PPMU IP block source clocks.
Exynos4 has saveral PPMUs and each of them has operation clock which
can be gated through CMU's SFR control.
New clocks are listed below. All clocks are added as a gate-typed clock.
CLK_PPMULEFT, CLK_PPMURIGHT, CLK_PPMUCAMIF, CLK_PPMUTV, CLK_PPMUMFC_L,
CLK_PPMUMFC_R, CLK_G3D, CLK_PPMUIMAGE, CLK_PPMULCD0, CLK_PPMULCD1,
CLK_PPMUFILE, CLK_PPMUGPS, CLK_PPMUDMC0, CLK_PPMUDMC1, CLK_PPMUCPU,
CLK_PPMUACP,
Signed-off-by: Jonghwa Lee <jonghwa3.lee@samsung.com>
Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: Myungjoo Ham <myungjoo.ham@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Diffstat (limited to 'include/dt-bindings/pwm')
0 files changed, 0 insertions, 0 deletions