aboutsummaryrefslogtreecommitdiff
path: root/board/freescale/p1_p2_rdb
AgeCommit message (Expand)Author
2010-07-20powerpc/85xx & 86xx: Rework ft_fsl_pci_setup to not require aliasesKumar Gala
2010-06-2985xx/p1_p2_rdb: Added RevD board version supportPoonam Aggrwal
2010-06-2985xx/p1_p2_rdb: Modify the CLK_CTRL value for DDR at 667MHzPoonam Aggrwal
2010-04-26ppc/85xx: Fixup PCI nodes for P1_P2_RDBKumar Gala
2010-04-13Create CPUDIR variablePeter Tyser
2010-01-17PCIe, USB: Replace 'end point' references with 'endpoint'Peter Tyser
2010-01-05ppc/85xx: Map boot page guarded for MP bootKumar Gala
2010-01-05ppc/85xx: Make flash TLB entry determined at runtime on FSL boardsKumar Gala
2010-01-05ppc/85xx: Move to using fsl_setup_hose on P1/P2 RDBKumar Gala
2009-11-04Revert "ppc/85xx/pci: fsl_pci_init: pcie agent mode support"Kumar Gala
2009-10-27ppc/85xx/pci: fsl_pci_init: pcie agent mode supportVivek Mahajan
2009-10-2785xx/p1_p2_rdb: Fixing DDR configuration for 800MHz data ratePoonam Aggrwal
2009-10-2785xx/p1_p2rdb: Fix crash while configuring 32 bit DDR i/f for P1020RDB.Poonam Aggrwal
2009-10-16ppc/P1_P2_RDB: On-chip BootROM supportDipen Dudhat
2009-10-16ppc/P1_P2_RDB: NAND Boot SupportDipen Dudhat
2009-09-24ppc/85xx: 32bit DDR changes for P1020/P1011Poonam Aggrwal
2009-09-24ppc/85xx: Clean up use of LAWAR definesKumar Gala
2009-09-24ppc/85xx: Clean up p1_p2_rdb PCI setupKumar Gala
2009-09-09ppc/85xx: Introduce RESET_VECTOR_ADDRESS to handle non-standard link addressKumar Gala
2009-09-08ppc/8xxx: Refactor code to determine if PCI is enabled & agent/hostKumar Gala
2009-09-08ppc/8xxx: Remove ddr_pd_cntl register since it doesn't existKumar Gala
2009-08-2885xx: Added PCIe support for P1 P2 RDBPoonam Aggrwal
2009-08-2885xx: Move to a common linker scriptKumar Gala
2009-08-2885xx: Add support for P2020RDB boardPoonam Aggrwal
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 06:28:14 +0000