1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefix=RV32I
; Materializing constants
define i32 @zero() nounwind {
; RV32I-LABEL: zero:
; RV32I: # BB#0:
; RV32I-NEXT: addi a0, zero, 0
; RV32I-NEXT: jalr zero, ra, 0
ret i32 0
}
define i32 @pos_small() nounwind {
; RV32I-LABEL: pos_small:
; RV32I: # BB#0:
; RV32I-NEXT: addi a0, zero, 2047
; RV32I-NEXT: jalr zero, ra, 0
ret i32 2047
}
define i32 @neg_small() nounwind {
; RV32I-LABEL: neg_small:
; RV32I: # BB#0:
; RV32I-NEXT: addi a0, zero, -2048
; RV32I-NEXT: jalr zero, ra, 0
ret i32 -2048
}
define i32 @pos_i32() nounwind {
; RV32I-LABEL: pos_i32:
; RV32I: # BB#0:
; RV32I-NEXT: lui a0, 423811
; RV32I-NEXT: addi a0, a0, -1297
; RV32I-NEXT: jalr zero, ra, 0
ret i32 1735928559
}
define i32 @neg_i32() nounwind {
; RV32I-LABEL: neg_i32:
; RV32I: # BB#0:
; RV32I-NEXT: lui a0, 912092
; RV32I-NEXT: addi a0, a0, -273
; RV32I-NEXT: jalr zero, ra, 0
ret i32 -559038737
}
|
