aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/pvr/sysconfig.h
blob: 3ae1c6d00f7a703f4922b2afdee9f23793572795 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/**********************************************************************
 *
 * Copyright(c) 2008 Imagination Technologies Ltd. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful but, except
 * as otherwise stated in writing, without any warranty; without even the
 * implied warranty of merchantability or fitness for a particular purpose.
 * See the GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * The full GNU General Public License is included in this distribution in
 * the file called "COPYING".
 *
 * Contact Information:
 * Imagination Technologies Ltd. <gpl-support@imgtec.com>
 * Home Park Estate, Kings Langley, Herts, WD4 8LZ, UK
 *
 ******************************************************************************/

#if !defined(__SOCCONFIG_H__)
#define __SOCCONFIG_H__

#include "syscommon.h"

#define VS_PRODUCT_NAME				"OMAP3430"

#define SYS_SGX_MAX_FREQ_NO_HW			200000000
#define SYS_SGX_MAX_FREQ_530R121		110000000
#define SYS_SGX_MAX_FREQ_530R125		200000000

#define SYS_SGX_HWRECOVERY_TIMEOUT_FREQ		100
#define SYS_SGX_PDS_TIMER_FREQ			1000
#define SYS_SGX_ACTIVE_POWER_LATENCY_MS		1

#define SYS_OMAP3430_SGX_REGS_SYS_PHYS_BASE	0x50000000
#define SYS_OMAP3430_SGX_REGS_SIZE		0x4000

#define SYS_OMAP3430_SGX_IRQ			21

#define SYS_OMAP3430_GP11TIMER_PHYS_BASE	0x48088000
#define SYS_OMAP3430_GPTIMER_ENABLE		0x24
#define SYS_OMAP3430_GPTIMER_REGS		0x28
#define SYS_OMAP3430_GPTIMER_TSICR		0x40
#define SYS_OMAP3430_GPTIMER_SIZE		1024

#endif