1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/*
* Copyright (c) 2000, 2010, Oracle and/or its affiliates. All rights reserved.
* Copyright 2007 Red Hat, Inc.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
*
* This code is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 only, as
* published by the Free Software Foundation.
*
* This code is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* version 2 for more details (a copy is included in the LICENSE file that
* accompanied this code).
*
* You should have received a copy of the GNU General Public License version
* 2 along with this work; if not, write to the Free Software Foundation,
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
*
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
* or visit www.oracle.com if you need additional information or have any
* questions.
*
*/
#ifndef CPU_ZERO_VM_REGISTER_ZERO_HPP
#define CPU_ZERO_VM_REGISTER_ZERO_HPP
#include "asm/register.hpp"
#include "vm_version_zero.hpp"
class VMRegImpl;
typedef VMRegImpl* VMReg;
// Use Register as shortcut
class RegisterImpl;
typedef RegisterImpl* Register;
inline Register as_Register(int encoding) {
return (Register)(intptr_t) encoding;
}
// The implementation of integer registers for the zero architecture
class RegisterImpl : public AbstractRegisterImpl {
public:
enum {
number_of_registers = 0
};
// construction
inline friend Register as_Register(int encoding);
VMReg as_VMReg();
// derived registers, offsets, and addresses
Register successor() const {
return as_Register(encoding() + 1);
}
// accessors
int encoding() const {
assert(is_valid(), "invalid register");
return (intptr_t)this;
}
bool is_valid() const {
return 0 <= (intptr_t) this && (intptr_t)this < number_of_registers;
}
const char* name() const;
};
// Use FloatRegister as shortcut
class FloatRegisterImpl;
typedef FloatRegisterImpl* FloatRegister;
inline FloatRegister as_FloatRegister(int encoding) {
return (FloatRegister)(intptr_t) encoding;
}
// The implementation of floating point registers for the zero architecture
class FloatRegisterImpl : public AbstractRegisterImpl {
public:
enum {
number_of_registers = 0
};
// construction
inline friend FloatRegister as_FloatRegister(int encoding);
VMReg as_VMReg();
// derived registers, offsets, and addresses
FloatRegister successor() const {
return as_FloatRegister(encoding() + 1);
}
// accessors
int encoding() const {
assert(is_valid(), "invalid register");
return (intptr_t)this;
}
bool is_valid() const {
return 0 <= (intptr_t) this && (intptr_t)this < number_of_registers;
}
const char* name() const;
};
class ConcreteRegisterImpl : public AbstractRegisterImpl {
public:
enum {
number_of_registers = RegisterImpl::number_of_registers +
FloatRegisterImpl::number_of_registers
};
static const int max_gpr;
static const int max_fpr;
};
CONSTANT_REGISTER_DECLARATION(Register, noreg, (-1));
#endif // CPU_ZERO_VM_REGISTER_ZERO_HPP
|
