aboutsummaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt')
-rw-r--r--Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt39
1 files changed, 39 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt
new file mode 100644
index 000000000000..ecf21dadf187
--- /dev/null
+++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt
@@ -0,0 +1,39 @@
+Qualcomm Technologies, Inc. MSM PHY Transceivers
+
+Required properties:
+
+- compatible: Should be "qcom,usb-ssphy"
+- reg: Address and length of the register set for the device
+- clocks: a list of handles to the PHY clocks. Use as per
+ Documentation/devicetree/bindings/clock/clock-bindings.txt
+- clock-names: Names of the clocks in 1-1 correspondence with the "clocks"
+ property. "ref_clk", "cfg_ahb_clk" and "pipe_clk" are mandatory.
+
+- <supply-name>-supply: phandle to the regulator device tree node
+ Required "supply-name" examples are:
+ "vdd" : vdd supply for SSPHY digital circuit operation
+ "vdda18" : 1.8v high-voltage analog supply for SSPHY
+
+- qcom,vdd-voltage-level: This property must be a list of three integer
+values (no, min, max) where each value represents either a voltage in
+microvolts or a value corresponding to voltage corner
+
+Optional properties:
+
+- qcom,vbus-valid-override: If present, indicates VBUS pin is not connected to
+the USB PHY and the controller must rely on external VBUS notification in
+order to manually relay the notification to the SSPHY.
+
+Example:
+
+ssphy@f9200000 {
+ compatible = "qcom,usb-ssphy";
+ reg = <0xf9200000 0xfc000>;
+ vdd-supply = <&pm8841_s2_corner>;
+ vdda18-supply = <&pm8941_l6>;
+ qcom,vdd-voltage-level = <1 5 7>;
+ clocks = <&clock_gcc USB_PHY_REF_CLK>,
+ <&clock_gcc USB_PHY_CFG_AHB_CLK>,
+ <&clock_gcc USB_PHY_PIPE_CLK>;
+ clock-names = "ref_clk", "cfg_ahb_clk", "pipe_clk";
+};