summaryrefslogtreecommitdiff
path: root/arch/x86/kernel/cpu/perf_counter.c
AgeCommit message (Expand)Author
2009-08-12perf_counter, x86: Fix/improve apic fallbackIngo Molnar
2009-08-11perf_counter, x86: Fix generic cache events on P6-mobile CPUsIngo Molnar
2009-08-11perf_counter, x86: Fix lapic printk messageIngo Molnar
2009-07-22perf_counter: Remove unused variablesPeter Zijlstra
2009-07-13perf_counter, x86: Extend perf_counter Pentium M supportDaniel Qarras
2009-07-10perf_counter: Clean up global vs counter enablePeter Zijlstra
2009-07-10perf_counter: Fix up P6 PMU detailsPeter Zijlstra
2009-07-10perf_counter: Add P6 PMU supportVince Weaver
2009-07-01perf_counter: Ignore the nmi call frames in the x86-64 backtracesFrederic Weisbecker
2009-06-29perf_counter, x86: Update x86_pmu after WARN()Yinghai Lu
2009-06-25perf_counter, x86: Add mmap counter read supportPeter Zijlstra
2009-06-24perf_counter, x86: Set global control MSR correctlyYong Wang
2009-06-21perf_counter, x8: Fix L1-data-Cache-Store-Referencees for AMDJaswinder Singh Rajput
2009-06-19perf_counter: Make callchain samples extensiblePeter Zijlstra
2009-06-17perf_counter: x86: Set the period in the intel overflow handlerPeter Zijlstra
2009-06-15perf_counter: x86: Fix call-chain support to use NMI-safe methodsPeter Zijlstra
2009-06-15perf_counter, x86: Fix kernel-space call-chainsIngo Molnar
2009-06-14perf_counter, x86: Fix call-chain walkingIngo Molnar
2009-06-13perf_counter, x86: Update AMD hw caching related event tableJaswinder Singh Rajput
2009-06-13perf_counter, x86: Check old-AMD performance monitoring supportJaswinder Singh Rajput
2009-06-12perf_counter/x86: Add a quirk for Atom processorsYong Wang
2009-06-11perf_counter: Rename L2 to LL cachePeter Zijlstra
2009-06-11perf_counter: Standardize event namesPeter Zijlstra
2009-06-11perf_counter: Accurate period dataPeter Zijlstra
2009-06-11perf_counter: Introduce struct for sample dataPeter Zijlstra
2009-06-10perf_counter: More aggressive frequency adjustmentPeter Zijlstra
2009-06-10perf_counter/x86: Fix the model number of Intel Core2 processorsYong Wang
2009-06-09perf_counter, x86: Correct some event and umask values for Intel processorsYong Wang
2009-06-08perf_counter, x86: Clean up hw_cache_event ids copiesThomas Gleixner
2009-06-08perf_counter, x86: Implement generalized cache event types, add AMD supportThomas Gleixner
2009-06-08perf_counter: Clean up x86 boot messagesIngo Molnar
2009-06-08perf_counter, x86: Implement generalized cache event types, add Atom supportThomas Gleixner
2009-06-08perf_counter, x86: Implement generalized cache event types, add Core2 supportThomas Gleixner
2009-06-06perf_counter: Implement generalized cache event typesIngo Molnar
2009-06-06perf_counter: Separate out attr->type from attr->configIngo Molnar
2009-06-03perf_counter: Fix throttling lock-upIngo Molnar
2009-06-03perf_counter/x86: Remove the IRQ (non-NMI) handling bitsYong Wang
2009-06-02perf_counter: Rename perf_counter_hw_event => perf_counter_attrPeter Zijlstra
2009-06-02perf_counter: x86: Emulate longer sample periodsPeter Zijlstra
2009-06-02perf_counter: Remove the last nmi/irq bitsPeter Zijlstra
2009-06-02perf_counter: Rename various fieldsPeter Zijlstra
2009-05-29perf_counter/x86: Always use NMI for performance-monitoring interruptYong Wang
2009-05-26perf_counter, x86: Make NMI lockups more robustIngo Molnar
2009-05-26perf_counter, x86: Fix APIC NMI programmingIngo Molnar
2009-05-25Revert "perf_counter, x86: speed up the scheduling fast-path"Ingo Molnar
2009-05-25perf_counter: Generic per counter interrupt throttlePeter Zijlstra
2009-05-25perf_counter: x86: Remove interrupt throttlePeter Zijlstra
2009-05-25perf_counter: x86: Expose INV and EDGE bitsPeter Zijlstra
2009-05-20perf_counter: Fix context removal deadlockIngo Molnar
2009-05-18perf_counter, x86: speed up the scheduling fast-pathIngo Molnar