diff options
| author | Wolfgang Denk <wd@pollux.denx.de> | 2006-03-12 18:09:47 +0100 |
|---|---|---|
| committer | Wolfgang Denk <wd@pollux.denx.de> | 2006-03-12 18:09:47 +0100 |
| commit | 034698329067f74b66a457aaf8924f7b054996eb (patch) | |
| tree | 7e2e1bd8a829e434d90983a5e9699040d196e6db | |
| parent | d8169c9f3ba04f5e470008c59afa3161ce683524 (diff) | |
Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode
Patch by Andy Fleming, 14 Jun 2005
| -rw-r--r-- | CHANGELOG | 3 | ||||
| -rw-r--r-- | drivers/tsec.h | 2 |
2 files changed, 4 insertions, 1 deletions
@@ -2,6 +2,9 @@ Changes since U-Boot 1.1.4: ====================================================================== +* Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode + Patch by Andy Fleming, 14 Jun 2005 + * Fix bad register definitions for LTX971 PHY on MPC85xx boards. Patch by Gerhard Jaeger, 21 Jun 2005 diff --git a/drivers/tsec.h b/drivers/tsec.h index e3bbff03b..e92b53ad6 100644 --- a/drivers/tsec.h +++ b/drivers/tsec.h @@ -124,7 +124,7 @@ /* Cicada 8204 Extended PHY Control Register 1 */ #define MIIM_CIS8204_EPHY_CON 0x17 #define MIIM_CIS8204_EPHYCON_INIT 0x0006 -#define MIIM_CIS8204_EPHYCON_RGMII 0x1000 +#define MIIM_CIS8204_EPHYCON_RGMII 0x1100 /* Cicada 8204 Serial LED Control Register */ #define MIIM_CIS8204_SLED_CON 0x1b |