| Age | Commit message (Expand) | Author |
|---|---|---|
| 2009-10-09 | sparc64: Fix niagara2 perf IRQ bits. | David S. Miller |
| 2009-09-29 | sparc64: Cache per-cpu %pcr register value in perf code. | David S. Miller |
| 2009-09-29 | sparc64: Fix comment typo in perf_event.c | David S. Miller |
| 2009-09-28 | sparc64: Minor coding style fixups in perf code. | David S. Miller |
| 2009-09-28 | sparc64: Add a basic conflict engine in preparation for multi-counter support. | David S. Miller |
| 2009-09-27 | sparc64: Add initial perf event conflict resolution and checks. | David S. Miller |
| 2009-09-26 | sparc: Niagara1 perf event support. | David S. Miller |
| 2009-09-26 | sparc: Add Niagara2 HW cache event support. | David S. Miller |
| 2009-09-26 | sparc: Support all ultra3 and ultra4 derivatives. | David S. Miller |
| 2009-09-26 | sparc: Support HW cache events. | David S. Miller |
| 2009-09-21 | perf: Do the big rename: Performance Counters -> Performance Events | Ingo Molnar |
 |
index : freescale/linux-linaro.git | |
| Freescale's kernel release and i.MX53 v3.1 Linaro kernel |
| aboutsummaryrefslogtreecommitdiff |