1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
/** @file
*
* Copyright (c) 2011, Samsung Electronics Co. All rights reserved.
*
* This program and the accompanying materials
* are licensed and made available under the terms and conditions of the BSD License
* which accompanies this distribution. The full text of the license may be found at
* http://opensource.org/licenses/bsd-license.php
*
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
**/
#include <Library/IoLib.h>
#include <Library/ArmPlatformLib.h>
#include <Library/DebugLib.h>
#include <Library/PcdLib.h>
#include <Drivers/PL341Dmc.h>
#include <Platform/ArmPlatform.h>
#include <Ppi/ArmMpCoreInfo.h>
ARM_CORE_INFO mExynosMpCoreInfo[] = {
{
// Cluster 0, Core 0
0x0, 0x0,
// MP Core MailBox Set/Get/Clear Addresses and Clear Value
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_REG,
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_SET_REG,
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_CLR_REG,
(UINT64)0xFFFFFFFF
},
{
// Cluster 0, Core 1
0x0, 0x1,
// MP Core MailBox Set/Get/Clear Addresses and Clear Value
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_REG,
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_SET_REG,
(EFI_PHYSICAL_ADDRESS)ARM_EB_SYS_FLAGS_CLR_REG,
(UINT64)0xFFFFFFFF
}
};
/**
Return if Trustzone is supported by your platform
A non-zero value must be returned if you want to support a Secure World on your platform.
ArmPlatformTrustzoneInit() will later set up the secure regions.
This function can return 0 even if Trustzone is supported by your processor. In this case,
the platform will continue to run in Secure World.
@return A non-zero value if Trustzone supported.
**/
UINTN ArmPlatformTrustzoneSupported(VOID) {
// There is no Trustzone controllers (TZPC & TZASC) and no Secure Memory on RTSM
return TRUE;
}
/**
Initialize the Secure peripherals and memory regions
If Trustzone is supported by your platform then this function makes the required initialization
of the secure peripherals and memory regions.
**/
VOID ArmPlatformTrustzoneInit(VOID) {
UINT32 TZPCBase;
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC0_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC1_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC2_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC3_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC4_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
TZPCBase = PcdGet32(PcdTZPCBase) + TZPC5_OFFSET;
MmioWrite32((TZPCBase + 0x00),0x00);
MmioWrite32((TZPCBase +TZPC_DECPROT0SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT1SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT2SET_OFFSET),0xFF);
MmioWrite32((TZPCBase +TZPC_DECPROT3SET_OFFSET),0xFF);
}
/**
Remap the memory at 0x0
Some platform requires or gives the ability to remap the memory at the address 0x0.
This function can do nothing if this feature is not relevant to your platform.
**/
VOID ArmPlatformBootRemapping(VOID) {
// Disable memory remapping and return to normal mapping
MmioOr32 (ARM_EB_SYSCTRL, BIT8); //EB_SP810_CTRL_BASE
}
/**
Return the current Boot Mode
This function returns the boot reason on the platform
@return Return the current Boot Mode of the platform
**/
EFI_BOOT_MODE
ArmPlatformGetBootMode (
VOID
)
{
return BOOT_WITH_FULL_CONFIGURATION;
}
/**
Initialize the system (or sometimes called permanent) memory
This memory is generally represented by the DRAM.
**/
VOID ArmPlatformInitializeSystemMemory(VOID) {
// We do not need to initialize the System Memory on RTSM
}
RETURN_STATUS
ArmPlatformInitialize (
IN UINTN MpId
)
{
return RETURN_SUCCESS;
}
VOID
ArmPlatformNormalInitialize (
VOID
) {
}
VOID
ArmPlatformSecExtraAction (
IN UINTN CoreId,
OUT UINTN* JumpAddress
)
{
*JumpAddress = PcdGet32(PcdFvBaseAddress);
}
EFI_STATUS
PrePeiCoreGetMpCoreInfo (
OUT UINTN *CoreCount,
OUT ARM_CORE_INFO **ArmCoreTable
)
{
*CoreCount = sizeof(mExynosMpCoreInfo) / sizeof(ARM_CORE_INFO);
*ArmCoreTable = mExynosMpCoreInfo;
return EFI_SUCCESS;
}
// Needs to be declared in the file. Otherwise gArmMpCoreInfoPpiGuid is undefined in the contect of PrePeiCore
EFI_GUID mArmMpCoreInfoPpiGuid = ARM_MP_CORE_INFO_PPI_GUID;
ARM_MP_CORE_INFO_PPI mMpCoreInfoPpi = { PrePeiCoreGetMpCoreInfo };
EFI_PEI_PPI_DESCRIPTOR gPlatformPpiTable[] = {
{
EFI_PEI_PPI_DESCRIPTOR_PPI,
&mArmMpCoreInfoPpiGuid,
&mMpCoreInfoPpi
}
};
VOID
ArmPlatformGetPlatformPpiList (
OUT UINTN *PpiListSize,
OUT EFI_PEI_PPI_DESCRIPTOR **PpiList
)
{
*PpiListSize = sizeof(gPlatformPpiTable);
*PpiList = gPlatformPpiTable;
}
|
