summaryrefslogtreecommitdiff
path: root/PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c
diff options
context:
space:
mode:
Diffstat (limited to 'PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c')
-rwxr-xr-xPandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c b/PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c
index 334cb094e..fe082c2a6 100755
--- a/PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c
+++ b/PandaBoardPkg/Library/PandaBoardLib/PandaBoardMem.c
@@ -55,9 +55,9 @@ ArmPlatformGetVirtualMemoryMap (
}
// ReMap (Either NOR Flash or DRAM)
- VirtualMemoryTable[Index].PhysicalBase = PcdGet32(PcdSystemMemoryBase);
- VirtualMemoryTable[Index].VirtualBase = PcdGet32(PcdSystemMemoryBase);
- VirtualMemoryTable[Index].Length = PcdGet32(PcdSystemMemorySize);
+ VirtualMemoryTable[Index].PhysicalBase = PcdGet64(PcdSystemMemoryBase);
+ VirtualMemoryTable[Index].VirtualBase = PcdGet64(PcdSystemMemoryBase);
+ VirtualMemoryTable[Index].Length = PcdGet64(PcdSystemMemorySize);
VirtualMemoryTable[Index].Attributes = CacheAttributes;
// SOC Registers. L3 interconnects