blob: 69efb26e28fbf71cc901f3f85771541ec0d778a0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
//===---------------------- Stage.h -----------------------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
/// \file
///
/// This file defines a stage.
/// A chain of stages compose an instruction pipeline.
///
//===----------------------------------------------------------------------===//
#ifndef LLVM_TOOLS_LLVM_MCA_STAGE_H
#define LLVM_TOOLS_LLVM_MCA_STAGE_H
#include "HWEventListener.h"
#include "llvm/Support/Error.h"
#include <set>
namespace mca {
class InstRef;
class Stage {
Stage *NextInSequence;
std::set<HWEventListener *> Listeners;
Stage(const Stage &Other) = delete;
Stage &operator=(const Stage &Other) = delete;
protected:
const std::set<HWEventListener *> &getListeners() const { return Listeners; }
public:
Stage() : NextInSequence(nullptr) {}
virtual ~Stage();
/// Returns true if it can execute IR during this cycle.
virtual bool isAvailable(const InstRef &IR) const { return true; }
/// Returns true if some instructions are still executing this stage.
virtual bool hasWorkToComplete() const = 0;
/// Called once at the start of each cycle. This can be used as a setup
/// phase to prepare for the executions during the cycle.
virtual llvm::Error cycleStart() { return llvm::ErrorSuccess(); }
/// Called once at the end of each cycle.
virtual llvm::Error cycleEnd() { return llvm::ErrorSuccess(); }
/// The primary action that this stage performs on instruction IR.
virtual llvm::Error execute(InstRef &IR) = 0;
void setNextInSequence(Stage *NextStage) {
assert(!NextInSequence && "This stage already has a NextInSequence!");
NextInSequence = NextStage;
}
bool checkNextStage(const InstRef &IR) const {
return NextInSequence && NextInSequence->isAvailable(IR);
}
/// Called when an instruction is ready to move the next pipeline stage.
///
/// Stages are responsible for moving instructions to their immediate
/// successor stages.
llvm::Error moveToTheNextStage(InstRef &IR) {
assert(checkNextStage(IR) && "Next stage is not ready!");
return std::move(NextInSequence->execute(IR));
}
/// Add a listener to receive callbacks during the execution of this stage.
void addListener(HWEventListener *Listener);
/// Notify listeners of a particular hardware event.
template <typename EventT> void notifyEvent(const EventT &Event) const {
for (HWEventListener *Listener : Listeners)
Listener->onEvent(Event);
}
};
} // namespace mca
#endif // LLVM_TOOLS_LLVM_MCA_STAGE_H
|
