aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/ldrsb.cgs
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/arm/ldrsb.cgs')
-rw-r--r--sim/testsuite/sim/arm/ldrsb.cgs132
1 files changed, 132 insertions, 0 deletions
diff --git a/sim/testsuite/sim/arm/ldrsb.cgs b/sim/testsuite/sim/arm/ldrsb.cgs
new file mode 100644
index 00000000000..4d08f4c63ac
--- /dev/null
+++ b/sim/testsuite/sim/arm/ldrsb.cgs
@@ -0,0 +1,132 @@
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_post_dec_imm_offset
+ldrsb_post_dec_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_post_dec_reg_offset
+ldrsb_post_dec_reg_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_post_inc_imm_offset
+ldrsb_post_inc_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_post_inc_reg_offset
+ldrsb_post_inc_reg_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_dec_imm_offset
+ldrsb_pre_dec_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_dec_reg_offset
+ldrsb_pre_dec_reg_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_dec_wb_imm_offset
+ldrsb_pre_dec_wb_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_dec_wb_reg_offset
+ldrsb_pre_dec_wb_reg_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_inc_imm_offset
+ldrsb_pre_inc_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_inc_reg_offset
+ldrsb_pre_inc_reg_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_inc_wb_imm_offset
+ldrsb_pre_inc_wb_imm_offset:
+
+ pass
+# arm testcase for FIXME
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global ldrsb_pre_inc_wb_reg_offset
+ldrsb_pre_inc_wb_reg_offset:
+
+ pass