blob: 85548de5ea9d0f83ffb58ef4f5607c6742160c1b [file] [log] [blame]
Paul Brook1ad21342009-05-19 16:17:58 +01001#ifndef CPU_COMMON_H
2#define CPU_COMMON_H 1
3
Dong Xu Wang07f35072011-11-22 18:06:26 +08004/* CPU interfaces that are target independent. */
Paul Brook1ad21342009-05-19 16:17:58 +01005
Paolo Bonzini37b76cf2010-04-01 19:57:10 +02006#include "targphys.h"
Paolo Bonzini37b76cf2010-04-01 19:57:10 +02007
8#ifndef NEED_CPU_H
9#include "poison.h"
10#endif
11
Paul Brook1ad21342009-05-19 16:17:58 +010012#include "bswap.h"
Michael S. Tsirkinf6f3fbc2010-01-27 22:06:57 +020013#include "qemu-queue.h"
Paul Brook1ad21342009-05-19 16:17:58 +010014
Paul Brookb3755a92010-03-12 16:54:58 +000015#if !defined(CONFIG_USER_ONLY)
16
Alexander Grafdd310532010-12-08 12:05:36 +010017enum device_endian {
18 DEVICE_NATIVE_ENDIAN,
19 DEVICE_BIG_ENDIAN,
20 DEVICE_LITTLE_ENDIAN,
21};
22
Paul Brook1ad21342009-05-19 16:17:58 +010023/* address in the RAM (different from a physical address) */
Anthony PERARDf15fbc42011-07-20 08:17:42 +000024#if defined(CONFIG_XEN_BACKEND) && TARGET_PHYS_ADDR_BITS == 64
25typedef uint64_t ram_addr_t;
26# define RAM_ADDR_MAX UINT64_MAX
27# define RAM_ADDR_FMT "%" PRIx64
28#else
Stefan Weil53576992012-03-02 23:30:02 +010029typedef uintptr_t ram_addr_t;
30# define RAM_ADDR_MAX UINTPTR_MAX
31# define RAM_ADDR_FMT "%" PRIxPTR
Anthony PERARDf15fbc42011-07-20 08:17:42 +000032#endif
Paul Brook1ad21342009-05-19 16:17:58 +010033
34/* memory API */
35
Anthony Liguoric227f092009-10-01 16:12:16 -050036typedef void CPUWriteMemoryFunc(void *opaque, target_phys_addr_t addr, uint32_t value);
37typedef uint32_t CPUReadMemoryFunc(void *opaque, target_phys_addr_t addr);
Paul Brook1ad21342009-05-19 16:17:58 +010038
Huang Yingcd19cfa2011-03-02 08:56:19 +010039void qemu_ram_remap(ram_addr_t addr, ram_addr_t length);
Paul Brook1ad21342009-05-19 16:17:58 +010040/* This should only be used for ram local to a device. */
Anthony Liguoric227f092009-10-01 16:12:16 -050041void *qemu_get_ram_ptr(ram_addr_t addr);
Stefano Stabellini8ab934f2011-06-27 18:26:06 +010042void *qemu_ram_ptr_length(ram_addr_t addr, ram_addr_t *size);
Michael S. Tsirkinb2e0a132010-11-22 19:52:34 +020043/* Same but slower, to use for migration, where the order of
44 * RAMBlocks must not change. */
45void *qemu_safe_ram_ptr(ram_addr_t addr);
Anthony PERARD050a0dd2010-09-16 13:57:49 +010046void qemu_put_ram_ptr(void *addr);
Paul Brook1ad21342009-05-19 16:17:58 +010047/* This should not be used by devices. */
Marcelo Tosattie8902612010-10-11 15:31:19 -030048int qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr);
49ram_addr_t qemu_ram_addr_from_host_nofail(void *ptr);
Avi Kivityc5705a72011-12-20 15:59:12 +020050void qemu_ram_set_idstr(ram_addr_t addr, const char *name, DeviceState *dev);
Paul Brook1ad21342009-05-19 16:17:58 +010051
Anthony Liguoric227f092009-10-01 16:12:16 -050052void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
Paul Brook1ad21342009-05-19 16:17:58 +010053 int len, int is_write);
Anthony Liguoric227f092009-10-01 16:12:16 -050054static inline void cpu_physical_memory_read(target_phys_addr_t addr,
Stefan Weil3bad9812011-04-10 17:28:56 +020055 void *buf, int len)
Paul Brook1ad21342009-05-19 16:17:58 +010056{
57 cpu_physical_memory_rw(addr, buf, len, 0);
58}
Anthony Liguoric227f092009-10-01 16:12:16 -050059static inline void cpu_physical_memory_write(target_phys_addr_t addr,
Stefan Weil3bad9812011-04-10 17:28:56 +020060 const void *buf, int len)
Paul Brook1ad21342009-05-19 16:17:58 +010061{
Stefan Weil3bad9812011-04-10 17:28:56 +020062 cpu_physical_memory_rw(addr, (void *)buf, len, 1);
Paul Brook1ad21342009-05-19 16:17:58 +010063}
Anthony Liguoric227f092009-10-01 16:12:16 -050064void *cpu_physical_memory_map(target_phys_addr_t addr,
65 target_phys_addr_t *plen,
Paul Brook1ad21342009-05-19 16:17:58 +010066 int is_write);
Anthony Liguoric227f092009-10-01 16:12:16 -050067void cpu_physical_memory_unmap(void *buffer, target_phys_addr_t len,
68 int is_write, target_phys_addr_t access_len);
Paul Brook1ad21342009-05-19 16:17:58 +010069void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque));
70void cpu_unregister_map_client(void *cookie);
71
Wen Congyang76f35532012-05-07 12:04:18 +080072bool cpu_physical_memory_is_io(target_phys_addr_t phys_addr);
Wen Congyang76f35532012-05-07 12:04:18 +080073
Blue Swirl6842a082010-03-21 19:47:13 +000074/* Coalesced MMIO regions are areas where write operations can be reordered.
75 * This usually implies that write operations are side-effect free. This allows
76 * batching which can make a major impact on performance when using
77 * virtualization.
78 */
Blue Swirl6842a082010-03-21 19:47:13 +000079void qemu_flush_coalesced_mmio_buffer(void);
80
Anthony Liguoric227f092009-10-01 16:12:16 -050081uint32_t ldub_phys(target_phys_addr_t addr);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020082uint32_t lduw_le_phys(target_phys_addr_t addr);
83uint32_t lduw_be_phys(target_phys_addr_t addr);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020084uint32_t ldl_le_phys(target_phys_addr_t addr);
85uint32_t ldl_be_phys(target_phys_addr_t addr);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020086uint64_t ldq_le_phys(target_phys_addr_t addr);
87uint64_t ldq_be_phys(target_phys_addr_t addr);
Anthony Liguoric227f092009-10-01 16:12:16 -050088void stb_phys(target_phys_addr_t addr, uint32_t val);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020089void stw_le_phys(target_phys_addr_t addr, uint32_t val);
90void stw_be_phys(target_phys_addr_t addr, uint32_t val);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020091void stl_le_phys(target_phys_addr_t addr, uint32_t val);
92void stl_be_phys(target_phys_addr_t addr, uint32_t val);
Alexander Graf1e78bcc2011-07-06 09:09:23 +020093void stq_le_phys(target_phys_addr_t addr, uint64_t val);
94void stq_be_phys(target_phys_addr_t addr, uint64_t val);
Paul Brook1ad21342009-05-19 16:17:58 +010095
Blue Swirl21673cd2011-07-14 15:22:20 +000096#ifdef NEED_CPU_H
97uint32_t lduw_phys(target_phys_addr_t addr);
98uint32_t ldl_phys(target_phys_addr_t addr);
99uint64_t ldq_phys(target_phys_addr_t addr);
100void stl_phys_notdirty(target_phys_addr_t addr, uint32_t val);
101void stq_phys_notdirty(target_phys_addr_t addr, uint64_t val);
102void stw_phys(target_phys_addr_t addr, uint32_t val);
103void stl_phys(target_phys_addr_t addr, uint32_t val);
104void stq_phys(target_phys_addr_t addr, uint64_t val);
105#endif
106
Anthony Liguoric227f092009-10-01 16:12:16 -0500107void cpu_physical_memory_write_rom(target_phys_addr_t addr,
Paul Brook1ad21342009-05-19 16:17:58 +0100108 const uint8_t *buf, int len);
109
Avi Kivity0e0df1e2012-01-02 00:32:15 +0200110extern struct MemoryRegion io_mem_ram;
111extern struct MemoryRegion io_mem_rom;
112extern struct MemoryRegion io_mem_unassigned;
113extern struct MemoryRegion io_mem_notdirty;
Paul Brook1ad21342009-05-19 16:17:58 +0100114
Paul Brookb3755a92010-03-12 16:54:58 +0000115#endif
116
Paul Brook1ad21342009-05-19 16:17:58 +0100117#endif /* !CPU_COMMON_H */