blob: 7f7652176fc5f1a36ff43e9e94e158548b32fe5d [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * drivers/pci/setup-res.c
3 *
4 * Extruded from code written by
5 * Dave Rusling (david.rusling@reo.mts.dec.com)
6 * David Mosberger (davidm@cs.arizona.edu)
7 * David Miller (davem@redhat.com)
8 *
9 * Support routines for initializing a PCI subsystem.
10 */
11
12/* fixed for multiple pci buses, 1999 Andrea Arcangeli <andrea@suse.de> */
13
14/*
15 * Nov 2000, Ivan Kokshaysky <ink@jurassic.park.msu.ru>
16 * Resource sorting
17 */
18
19#include <linux/init.h>
20#include <linux/kernel.h>
Paul Gortmaker363c75d2011-05-27 09:37:25 -040021#include <linux/export.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070022#include <linux/pci.h>
23#include <linux/errno.h>
24#include <linux/ioport.h>
25#include <linux/cache.h>
26#include <linux/slab.h>
27#include "pci.h"
28
29
Yu Zhao14add802008-11-22 02:38:52 +080030void pci_update_resource(struct pci_dev *dev, int resno)
Linus Torvalds1da177e2005-04-16 15:20:36 -070031{
32 struct pci_bus_region region;
Bjorn Helgaas9aac5372012-07-09 19:49:37 -060033 bool disable;
34 u16 cmd;
Linus Torvalds1da177e2005-04-16 15:20:36 -070035 u32 new, check, mask;
36 int reg;
Yu Zhao613e7ed2008-11-22 02:41:27 +080037 enum pci_bar_type type;
Yu Zhao14add802008-11-22 02:38:52 +080038 struct resource *res = dev->resource + resno;
Linus Torvalds1da177e2005-04-16 15:20:36 -070039
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080040 /*
41 * Ignore resources for unimplemented BARs and unused resource slots
42 * for 64 bit BARs.
43 */
Ivan Kokshayskycf7bee52005-08-07 13:49:59 +040044 if (!res->flags)
45 return;
46
Bjorn Helgaascd8a4d32014-02-26 11:25:59 -070047 if (res->flags & IORESOURCE_UNSET)
48 return;
49
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080050 /*
51 * Ignore non-moveable resources. This might be legacy resources for
52 * which no functional BAR register exists or another important
Bjorn Helgaas80ccba12008-06-13 10:52:11 -060053 * system resource we shouldn't move around.
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080054 */
55 if (res->flags & IORESOURCE_PCI_FIXED)
56 return;
57
Yinghai Lufc279852013-12-09 22:54:40 -080058 pcibios_resource_to_bus(dev->bus, &region, res);
Linus Torvalds1da177e2005-04-16 15:20:36 -070059
Linus Torvalds1da177e2005-04-16 15:20:36 -070060 new = region.start | (res->flags & PCI_REGION_FLAG_MASK);
61 if (res->flags & IORESOURCE_IO)
62 mask = (u32)PCI_BASE_ADDRESS_IO_MASK;
63 else
64 mask = (u32)PCI_BASE_ADDRESS_MEM_MASK;
65
Yu Zhao613e7ed2008-11-22 02:41:27 +080066 reg = pci_resource_bar(dev, resno, &type);
67 if (!reg)
68 return;
69 if (type != pci_bar_unknown) {
Linus Torvalds755528c2005-08-26 10:49:22 -070070 if (!(res->flags & IORESOURCE_ROM_ENABLE))
71 return;
72 new |= PCI_ROM_ADDRESS_ENABLE;
Linus Torvalds1da177e2005-04-16 15:20:36 -070073 }
74
Bjorn Helgaas9aac5372012-07-09 19:49:37 -060075 /*
76 * We can't update a 64-bit BAR atomically, so when possible,
77 * disable decoding so that a half-updated BAR won't conflict
78 * with another device.
79 */
80 disable = (res->flags & IORESOURCE_MEM_64) && !dev->mmio_always_on;
81 if (disable) {
82 pci_read_config_word(dev, PCI_COMMAND, &cmd);
83 pci_write_config_word(dev, PCI_COMMAND,
84 cmd & ~PCI_COMMAND_MEMORY);
85 }
86
Linus Torvalds1da177e2005-04-16 15:20:36 -070087 pci_write_config_dword(dev, reg, new);
88 pci_read_config_dword(dev, reg, &check);
89
90 if ((new ^ check) & mask) {
Bjorn Helgaas80ccba12008-06-13 10:52:11 -060091 dev_err(&dev->dev, "BAR %d: error updating (%#08x != %#08x)\n",
92 resno, new, check);
Linus Torvalds1da177e2005-04-16 15:20:36 -070093 }
94
Bjorn Helgaas28c68212011-06-14 13:04:35 -060095 if (res->flags & IORESOURCE_MEM_64) {
Ivan Kokshayskycf7bee52005-08-07 13:49:59 +040096 new = region.start >> 16 >> 16;
Linus Torvalds1da177e2005-04-16 15:20:36 -070097 pci_write_config_dword(dev, reg + 4, new);
98 pci_read_config_dword(dev, reg + 4, &check);
99 if (check != new) {
Bjorn Helgaas80ccba12008-06-13 10:52:11 -0600100 dev_err(&dev->dev, "BAR %d: error updating "
101 "(high %#08x != %#08x)\n", resno, new, check);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700102 }
103 }
Bjorn Helgaas9aac5372012-07-09 19:49:37 -0600104
105 if (disable)
106 pci_write_config_word(dev, PCI_COMMAND, cmd);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700107}
108
Sam Ravnborg96bde062007-03-26 21:53:30 -0800109int pci_claim_resource(struct pci_dev *dev, int resource)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700110{
111 struct resource *res = &dev->resource[resource];
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700112 struct resource *root, *conflict;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700113
Matthew Wilcoxcebd78a2009-06-17 16:33:33 -0400114 root = pci_find_parent_resource(dev, res);
Bjorn Helgaas865df572009-11-04 10:32:57 -0700115 if (!root) {
Bjorn Helgaasf6d440d2010-06-03 13:47:18 -0600116 dev_info(&dev->dev, "no compatible bridge window for %pR\n",
117 res);
Bjorn Helgaas865df572009-11-04 10:32:57 -0700118 return -EINVAL;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700119 }
120
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700121 conflict = request_resource_conflict(root, res);
122 if (conflict) {
Bjorn Helgaasf6d440d2010-06-03 13:47:18 -0600123 dev_info(&dev->dev,
124 "address space collision: %pR conflicts with %s %pR\n",
125 res, conflict->name, conflict);
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700126 return -EBUSY;
127 }
Bjorn Helgaas865df572009-11-04 10:32:57 -0700128
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700129 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700130}
Jesse Barneseaa959d2009-06-30 21:45:44 -0700131EXPORT_SYMBOL(pci_claim_resource);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132
Yuji Shimada32a9a6822009-03-16 17:13:39 +0900133void pci_disable_bridge_window(struct pci_dev *dev)
134{
Bjorn Helgaas865df572009-11-04 10:32:57 -0700135 dev_info(&dev->dev, "disabling bridge mem windows\n");
Yuji Shimada32a9a6822009-03-16 17:13:39 +0900136
137 /* MMIO Base/Limit */
138 pci_write_config_dword(dev, PCI_MEMORY_BASE, 0x0000fff0);
139
140 /* Prefetchable MMIO Base/Limit */
141 pci_write_config_dword(dev, PCI_PREF_LIMIT_UPPER32, 0);
142 pci_write_config_dword(dev, PCI_PREF_MEMORY_BASE, 0x0000fff0);
143 pci_write_config_dword(dev, PCI_PREF_BASE_UPPER32, 0xffffffff);
144}
Ram Pai2bbc6942011-07-25 13:08:39 -0700145
Myron Stowe6535943f2011-11-21 11:54:19 -0700146/*
147 * Generic function that returns a value indicating that the device's
148 * original BIOS BAR address was not saved and so is not available for
149 * reinstatement.
150 *
151 * Can be over-ridden by architecture specific code that implements
152 * reinstatement functionality rather than leaving it disabled when
153 * normal allocation attempts fail.
154 */
155resource_size_t __weak pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx)
156{
157 return 0;
158}
159
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700160static int pci_revert_fw_address(struct resource *res, struct pci_dev *dev,
Ram Pai2bbc6942011-07-25 13:08:39 -0700161 int resno, resource_size_t size)
162{
163 struct resource *root, *conflict;
Myron Stowe6535943f2011-11-21 11:54:19 -0700164 resource_size_t fw_addr, start, end;
Ram Pai2bbc6942011-07-25 13:08:39 -0700165 int ret = 0;
166
Myron Stowe6535943f2011-11-21 11:54:19 -0700167 fw_addr = pcibios_retrieve_fw_addr(dev, resno);
168 if (!fw_addr)
169 return 1;
170
Ram Pai2bbc6942011-07-25 13:08:39 -0700171 start = res->start;
172 end = res->end;
Myron Stowe6535943f2011-11-21 11:54:19 -0700173 res->start = fw_addr;
Ram Pai2bbc6942011-07-25 13:08:39 -0700174 res->end = res->start + size - 1;
Myron Stowe351fc6d2011-11-21 11:54:07 -0700175
176 root = pci_find_parent_resource(dev, res);
177 if (!root) {
178 if (res->flags & IORESOURCE_IO)
179 root = &ioport_resource;
180 else
181 root = &iomem_resource;
182 }
183
Ram Pai2bbc6942011-07-25 13:08:39 -0700184 dev_info(&dev->dev, "BAR %d: trying firmware assignment %pR\n",
185 resno, res);
186 conflict = request_resource_conflict(root, res);
187 if (conflict) {
188 dev_info(&dev->dev,
189 "BAR %d: %pR conflicts with %s %pR\n", resno,
190 res, conflict->name, conflict);
191 res->start = start;
192 res->end = end;
193 ret = 1;
194 }
195 return ret;
196}
197
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600198static int __pci_assign_resource(struct pci_bus *bus, struct pci_dev *dev,
199 int resno, resource_size_t size, resource_size_t align)
200{
201 struct resource *res = dev->resource + resno;
202 resource_size_t min;
203 int ret;
204
205 min = (res->flags & IORESOURCE_IO) ? PCIBIOS_MIN_IO : PCIBIOS_MIN_MEM;
206
207 /* First, try exact prefetching match.. */
208 ret = pci_bus_alloc_resource(bus, res, size, align, min,
209 IORESOURCE_PREFETCH,
210 pcibios_align_resource, dev);
211
212 if (ret < 0 && (res->flags & IORESOURCE_PREFETCH)) {
213 /*
214 * That failed.
215 *
216 * But a prefetching area can handle a non-prefetching
217 * window (it will just not perform as well).
218 */
219 ret = pci_bus_alloc_resource(bus, res, size, align, min, 0,
220 pcibios_align_resource, dev);
221 }
222 return ret;
223}
224
Nikhil P Raod6776e62012-06-20 12:56:00 -0700225static int _pci_assign_resource(struct pci_dev *dev, int resno,
226 resource_size_t size, resource_size_t min_align)
Yinghai Lud09ee9682009-04-23 20:49:25 -0700227{
228 struct resource *res = dev->resource + resno;
Yinghai Lud09ee9682009-04-23 20:49:25 -0700229 struct pci_bus *bus;
230 int ret;
Bjorn Helgaas865df572009-11-04 10:32:57 -0700231 char *type;
Yinghai Lud09ee9682009-04-23 20:49:25 -0700232
Yinghai Lud09ee9682009-04-23 20:49:25 -0700233 bus = dev->bus;
Ram Pai2bbc6942011-07-25 13:08:39 -0700234 while ((ret = __pci_assign_resource(bus, dev, resno, size, min_align))) {
235 if (!bus->parent || !bus->self->transparent)
236 break;
237 bus = bus->parent;
Yinghai Lud09ee9682009-04-23 20:49:25 -0700238 }
239
Bjorn Helgaas865df572009-11-04 10:32:57 -0700240 if (ret) {
241 if (res->flags & IORESOURCE_MEM)
242 if (res->flags & IORESOURCE_PREFETCH)
243 type = "mem pref";
244 else
245 type = "mem";
246 else if (res->flags & IORESOURCE_IO)
247 type = "io";
248 else
249 type = "unknown";
250 dev_info(&dev->dev,
251 "BAR %d: can't assign %s (size %#llx)\n",
252 resno, type, (unsigned long long) resource_size(res));
253 }
Yinghai Lud09ee9682009-04-23 20:49:25 -0700254
255 return ret;
256}
257
Ram Pai2bbc6942011-07-25 13:08:39 -0700258int pci_assign_resource(struct pci_dev *dev, int resno)
259{
260 struct resource *res = dev->resource + resno;
261 resource_size_t align, size;
Ram Pai2bbc6942011-07-25 13:08:39 -0700262 int ret;
263
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700264 res->flags |= IORESOURCE_UNSET;
Ram Pai2bbc6942011-07-25 13:08:39 -0700265 align = pci_resource_alignment(dev, res);
266 if (!align) {
267 dev_info(&dev->dev, "BAR %d: can't assign %pR "
268 "(bogus alignment)\n", resno, res);
269 return -EINVAL;
270 }
271
Ram Pai2bbc6942011-07-25 13:08:39 -0700272 size = resource_size(res);
273 ret = _pci_assign_resource(dev, resno, size, align);
274
275 /*
276 * If we failed to assign anything, let's try the address
277 * where firmware left it. That at least has a chance of
278 * working, which is better than just leaving it disabled.
279 */
Myron Stowe6535943f2011-11-21 11:54:19 -0700280 if (ret < 0)
Ram Pai2bbc6942011-07-25 13:08:39 -0700281 ret = pci_revert_fw_address(res, dev, resno, size);
282
283 if (!ret) {
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700284 res->flags &= ~IORESOURCE_UNSET;
Ram Pai2bbc6942011-07-25 13:08:39 -0700285 res->flags &= ~IORESOURCE_STARTALIGN;
286 dev_info(&dev->dev, "BAR %d: assigned %pR\n", resno, res);
287 if (resno < PCI_BRIDGE_RESOURCES)
288 pci_update_resource(dev, resno);
289 }
290 return ret;
291}
292
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600293int pci_reassign_resource(struct pci_dev *dev, int resno, resource_size_t addsize,
294 resource_size_t min_align)
295{
296 struct resource *res = dev->resource + resno;
297 resource_size_t new_size;
298 int ret;
299
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700300 res->flags |= IORESOURCE_UNSET;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600301 if (!res->parent) {
302 dev_info(&dev->dev, "BAR %d: can't reassign an unassigned resource %pR "
303 "\n", resno, res);
304 return -EINVAL;
305 }
306
307 /* already aligned with min_align */
308 new_size = resource_size(res) + addsize;
309 ret = _pci_assign_resource(dev, resno, new_size, min_align);
310 if (!ret) {
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700311 res->flags &= ~IORESOURCE_UNSET;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600312 res->flags &= ~IORESOURCE_STARTALIGN;
313 dev_info(&dev->dev, "BAR %d: reassigned %pR\n", resno, res);
314 if (resno < PCI_BRIDGE_RESOURCES)
315 pci_update_resource(dev, resno);
316 }
317 return ret;
318}
319
Bjorn Helgaas842de402008-03-04 11:56:47 -0700320int pci_enable_resources(struct pci_dev *dev, int mask)
321{
322 u16 cmd, old_cmd;
323 int i;
324 struct resource *r;
325
326 pci_read_config_word(dev, PCI_COMMAND, &cmd);
327 old_cmd = cmd;
328
329 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
330 if (!(mask & (1 << i)))
331 continue;
332
333 r = &dev->resource[i];
334
335 if (!(r->flags & (IORESOURCE_IO | IORESOURCE_MEM)))
336 continue;
337 if ((i == PCI_ROM_RESOURCE) &&
338 (!(r->flags & IORESOURCE_ROM_ENABLE)))
339 continue;
340
341 if (!r->parent) {
Bjorn Helgaas865df572009-11-04 10:32:57 -0700342 dev_err(&dev->dev, "device not available "
343 "(can't reserve %pR)\n", r);
Bjorn Helgaas842de402008-03-04 11:56:47 -0700344 return -EINVAL;
345 }
346
347 if (r->flags & IORESOURCE_IO)
348 cmd |= PCI_COMMAND_IO;
349 if (r->flags & IORESOURCE_MEM)
350 cmd |= PCI_COMMAND_MEMORY;
351 }
352
353 if (cmd != old_cmd) {
354 dev_info(&dev->dev, "enabling device (%04x -> %04x)\n",
355 old_cmd, cmd);
356 pci_write_config_word(dev, PCI_COMMAND, cmd);
357 }
358 return 0;
359}