blob: 4524eb3cbc678cde9d00e02583edc9c73432c0c8 [file] [log] [blame]
Aneesh V16dc7022011-09-08 11:05:49 -04001/*
2 * (C) Copyright 2010
3 * Texas Instruments Incorporated.
4 * Aneesh V <aneesh@ti.com>
5 * Steve Sakoman <steve@sakoman.com>
6 *
7 * TI OMAP4 common configuration settings
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#ifndef __CONFIG_OMAP4_COMMON_H
29#define __CONFIG_OMAP4_COMMON_H
30
31/*
32 * High Level Configuration Options
33 */
34#define CONFIG_ARMV7 1 /* This is an ARM V7 CPU core */
35#define CONFIG_OMAP 1 /* in a TI OMAP core */
36#define CONFIG_OMAP44XX 1 /* which is a 44XX */
37#define CONFIG_OMAP4430 1 /* which is in a 4430 */
Aneesh V16dc7022011-09-08 11:05:49 -040038
39/* Get CPU defs */
40#include <asm/arch/cpu.h>
Sricharan508a58f2011-11-15 09:49:55 -050041#include <asm/arch/omap.h>
Aneesh V16dc7022011-09-08 11:05:49 -040042
43/* Display CPU and Board Info */
44#define CONFIG_DISPLAY_CPUINFO 1
45#define CONFIG_DISPLAY_BOARDINFO 1
46
47/* Clock Defines */
48#define V_OSCK 38400000 /* Clock output from T2 */
49#define V_SCLK V_OSCK
50
51#undef CONFIG_USE_IRQ /* no support for IRQs */
52#define CONFIG_MISC_INIT_R
53
54#define CONFIG_OF_LIBFDT 1
55
56#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
57#define CONFIG_SETUP_MEMORY_TAGS 1
58#define CONFIG_INITRD_TAG 1
59#define CONFIG_REVISION_TAG 1
60
61/*
62 * Size of malloc() pool
63 * Total Size Environment - 128k
64 * Malloc - add 256k
65 */
66#define CONFIG_ENV_SIZE (128 << 10)
67#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (256 << 10))
68/* Vector Base */
69#define CONFIG_SYS_CA9_VECTOR_BASE SRAM_ROM_VECT_BASE
70
71/*
72 * Hardware drivers
73 */
74
75/*
76 * serial port - NS16550 compatible
77 */
78#define V_NS16550_CLK 48000000
79
80#define CONFIG_SYS_NS16550
81#define CONFIG_SYS_NS16550_SERIAL
82#define CONFIG_SYS_NS16550_REG_SIZE (-4)
83#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
84#define CONFIG_CONS_INDEX 3
85#define CONFIG_SYS_NS16550_COM3 UART3_BASE
86
87#define CONFIG_BAUDRATE 115200
88#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
89 115200}
90/* I2C */
91#define CONFIG_HARD_I2C 1
92#define CONFIG_SYS_I2C_SPEED 100000
93#define CONFIG_SYS_I2C_SLAVE 1
94#define CONFIG_SYS_I2C_BUS 0
95#define CONFIG_SYS_I2C_BUS_SELECT 1
96#define CONFIG_DRIVER_OMAP34XX_I2C 1
97#define CONFIG_I2C_MULTI_BUS 1
98
99/* TWL6030 */
Balaji T K14fa2dd2011-09-08 06:34:57 +0000100#ifndef CONFIG_SPL_BUILD
Aneesh V16dc7022011-09-08 11:05:49 -0400101#define CONFIG_TWL6030_POWER 1
Balaji T K14fa2dd2011-09-08 06:34:57 +0000102#endif
Aneesh V16dc7022011-09-08 11:05:49 -0400103
104/* MMC */
105#define CONFIG_GENERIC_MMC 1
106#define CONFIG_MMC 1
107#define CONFIG_OMAP_HSMMC 1
Aneesh V16dc7022011-09-08 11:05:49 -0400108#define CONFIG_DOS_PARTITION 1
109
110
111/* USB */
112#define CONFIG_MUSB_UDC 1
113#define CONFIG_USB_OMAP3 1
114
115/* USB device configuration */
116#define CONFIG_USB_DEVICE 1
John Rigby51b3a852011-10-18 21:19:17 -0600117#ifndef CONFIG_SPL_USB
Aneesh V16dc7022011-09-08 11:05:49 -0400118#define CONFIG_USB_TTY 1
John Rigby51b3a852011-10-18 21:19:17 -0600119#endif
Aneesh V16dc7022011-09-08 11:05:49 -0400120#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
121
122/* Flash */
123#define CONFIG_SYS_NO_FLASH 1
124
John Rigby2f6410a2012-08-21 11:13:59 -0600125/* clocks */
126#define CONFIG_SYS_CLOCKS_ENABLE_ALL
127
Aneesh V16dc7022011-09-08 11:05:49 -0400128/* commands to include */
129#include <config_cmd_default.h>
130
131/* Enabled commands */
132#define CONFIG_CMD_EXT2 /* EXT2 Support */
133#define CONFIG_CMD_FAT /* FAT support */
134#define CONFIG_CMD_I2C /* I2C serial bus support */
135#define CONFIG_CMD_MMC /* MMC support */
136
137/* Disabled commands */
138#undef CONFIG_CMD_NET
139#undef CONFIG_CMD_NFS
140#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
141#undef CONFIG_CMD_IMLS /* List all found images */
142
143/*
144 * Environment setup
145 */
146
147#define CONFIG_BOOTDELAY 3
148
149#define CONFIG_ENV_OVERWRITE
150
151#define CONFIG_EXTRA_ENV_SETTINGS \
152 "loadaddr=0x82000000\0" \
Aneesh Vd71a4912011-11-21 23:38:58 +0000153 "console=ttyO2,115200n8\0" \
Jon Hunterc176dd02012-05-01 10:05:08 +0000154 "fdt_high=0xffffffff\0" \
Aneesh V16dc7022011-09-08 11:05:49 -0400155 "usbtty=cdc_acm\0" \
156 "vram=16M\0" \
157 "mmcdev=0\0" \
158 "mmcroot=/dev/mmcblk0p2 rw\0" \
159 "mmcrootfstype=ext3 rootwait\0" \
160 "mmcargs=setenv bootargs console=${console} " \
161 "vram=${vram} " \
162 "root=${mmcroot} " \
163 "rootfstype=${mmcrootfstype}\0" \
John Rigbyb80fc382011-07-01 00:10:49 +0100164 "bootscr=boot.scr\0" \
165 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} ${bootscr}\0" \
Aneesh V16dc7022011-09-08 11:05:49 -0400166 "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
167 "source ${loadaddr}\0" \
John Rigby8ad68ea2012-02-16 08:43:20 -0700168 "preenv=preEnv.txt\0" \
169 "loadpreenv=fatload mmc ${mmcdev} ${loadaddr} ${preenv}\0" \
170 "importpreenv=echo Importing preboot environment from mmc ...; " \
171 "env import -t $loadaddr $filesize\0" \
172 "bootenv=uEnv.txt\0" \
173 "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
John Rigbyb80fc382011-07-01 00:10:49 +0100174 "importbootenv=echo Importing environment from mmc ...; " \
175 "env import -t $loadaddr $filesize\0" \
Aneesh V16dc7022011-09-08 11:05:49 -0400176 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
177 "mmcboot=echo Booting from mmc${mmcdev} ...; " \
178 "run mmcargs; " \
179 "bootm ${loadaddr}\0" \
John Rigbybd753912011-09-19 23:02:52 -0600180 "kernel_addr_r=0x88000000\0" \
181 "ramdisk_addr_r=0x81600000\0" \
182 "pxefile_addr_r=0x86000000\0"
Aneesh V16dc7022011-09-08 11:05:49 -0400183
Robie Basak8b622af2012-02-16 09:02:17 -0700184#ifdef CONFIG_SPL_USB
185#define CONFIG_BOOTCOMMAND \
186 "if usb start; then " \
187 "set autoload no; "\
188 "bootp; "\
189 "pxe get;" \
190 "pxe boot;" \
191 "fi"
192#else
John Rigby8ad68ea2012-02-16 08:43:20 -0700193#define CONFIG_PREBOOT \
194 "echo checking for ${preenv};" \
195 "if mmc rescan ${mmcdev}; then " \
196 "if run loadpreenv; then " \
197 "echo Loaded environment from ${preenv};" \
198 "run importpreenv;" \
199 "if test -n $preenvcmd; then " \
200 "echo Running preenvcmd ...;" \
201 "run preenvcmd;" \
202 "fi;" \
203 "fi; " \
204 "fi"
Aneesh V16dc7022011-09-08 11:05:49 -0400205#define CONFIG_BOOTCOMMAND \
206 "if mmc rescan ${mmcdev}; then " \
John Rigbyb80fc382011-07-01 00:10:49 +0100207 "if run loadbootenv; then " \
208 "echo Loaded environment from ${bootenv};" \
209 "run importbootenv;" \
210 "if test -n $uenvcmd; then " \
211 "echo Running uenvcmd ...;" \
212 "run uenvcmd;" \
213 "fi;" \
214 "elif run loadbootscript; then " \
215 "echo Loaded script from ${bootscr};" \
Aneesh V16dc7022011-09-08 11:05:49 -0400216 "run bootscript; " \
217 "else " \
218 "if run loaduimage; then " \
219 "run mmcboot; " \
220 "fi; " \
221 "fi; " \
John Rigby2c9ca282011-08-15 15:17:03 -0600222 "fi; " \
223 "if usb start; then " \
224 "set autoload no; "\
225 "bootp; "\
226 "pxe get;" \
227 "pxe boot;" \
Aneesh V16dc7022011-09-08 11:05:49 -0400228 "fi"
Robie Basak8b622af2012-02-16 09:02:17 -0700229#endif
Aneesh V16dc7022011-09-08 11:05:49 -0400230
231#define CONFIG_AUTO_COMPLETE 1
232
233/*
234 * Miscellaneous configurable options
235 */
236
John Rigby09b9feb2011-07-01 01:30:45 +0100237#define CONFIG_CMDLINE_EDITING
Aneesh V16dc7022011-09-08 11:05:49 -0400238#define CONFIG_SYS_LONGHELP /* undef to save memory */
239#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Aneesh V16dc7022011-09-08 11:05:49 -0400240#define CONFIG_SYS_CBSIZE 512
241/* Print Buffer Size */
242#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
243 sizeof(CONFIG_SYS_PROMPT) + 16)
John Rigby36ba0c62011-09-19 23:04:11 -0600244#define CONFIG_SYS_MAXARGS 32
Aneesh V16dc7022011-09-08 11:05:49 -0400245/* Boot Argument Buffer Size */
246#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
247
248/*
249 * memtest setup
250 */
251#define CONFIG_SYS_MEMTEST_START 0x80000000
252#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (32 << 20))
253
254/* Default load address */
255#define CONFIG_SYS_LOAD_ADDR 0x80000000
256
257/* Use General purpose timer 1 */
258#define CONFIG_SYS_TIMERBASE GPT2_BASE
259#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
260#define CONFIG_SYS_HZ 1000
261
262/*
263 * Stack sizes
264 *
265 * The stack sizes are set up in start.S using the settings below
266 */
267#define CONFIG_STACKSIZE (128 << 10) /* Regular stack */
268#ifdef CONFIG_USE_IRQ
269#define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack */
270#define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack */
271#endif
272
273/*
274 * SDRAM Memory Map
275 * Even though we use two CS all the memory
276 * is mapped to one contiguous block
277 */
278#define CONFIG_NR_DRAM_BANKS 1
279
280#define CONFIG_SYS_SDRAM_BASE 0x80000000
281#define CONFIG_SYS_INIT_RAM_ADDR 0x4030D800
282#define CONFIG_SYS_INIT_RAM_SIZE 0x800
283#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
284 CONFIG_SYS_INIT_RAM_SIZE - \
285 GENERATED_GBL_DATA_SIZE)
286
287#ifndef CONFIG_SYS_L2CACHE_OFF
288#define CONFIG_SYS_L2_PL310 1
289#define CONFIG_SYS_PL310_BASE 0x48242000
290#endif
Aneesh V8e408522011-11-21 23:38:59 +0000291#define CONFIG_SYS_CACHELINE_SIZE 32
Aneesh V16dc7022011-09-08 11:05:49 -0400292
293/* Defines for SDRAM init */
SRICHARAN R8e706912011-09-27 01:43:18 +0000294#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
295
Aneesh V16dc7022011-09-08 11:05:49 -0400296#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
297#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
298#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
299#endif
300
301/* Defines for SPL */
302#define CONFIG_SPL
John Rigby392394a2011-09-22 21:55:14 -0600303#define CONFIG_SPL_TEXT_BASE 0x40303080
Aneesh V16dc7022011-09-08 11:05:49 -0400304#define CONFIG_SPL_MAX_SIZE (38 * 1024)
305#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
306
Aneesh V2d01dd92011-10-21 12:29:34 -0400307/*
Aneesh V2d01dd92011-10-21 12:29:34 -0400308 * 64 bytes before this address should be set aside for u-boot.img's
Aneesh Vf6ddfdd2011-11-21 23:39:04 +0000309 * header. That is 80E7FFC0--0x80E80000 should not be used for any
Aneesh V2d01dd92011-10-21 12:29:34 -0400310 * other needs.
311 */
Aneesh Vf6ddfdd2011-11-21 23:39:04 +0000312#define CONFIG_SYS_TEXT_BASE 0x80E80000
Aneesh V2d01dd92011-10-21 12:29:34 -0400313
Aneesh Vf6ddfdd2011-11-21 23:39:04 +0000314/*
315 * BSS and malloc area 64MB into memory to allow enough
316 * space for the kernel at the beginning of memory
317 */
318#define CONFIG_SPL_BSS_START_ADDR 0x84000000
319#define CONFIG_SPL_BSS_MAX_SIZE 0x100000 /* 1 MB */
320#define CONFIG_SYS_SPL_MALLOC_START 0x84100000
321#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */
Aneesh V16dc7022011-09-08 11:05:49 -0400322
323#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
324#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
325#define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1
326#define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img"
327
328#define CONFIG_SPL_LIBCOMMON_SUPPORT
329#define CONFIG_SPL_LIBDISK_SUPPORT
330#define CONFIG_SPL_I2C_SUPPORT
John Rigby51b3a852011-10-18 21:19:17 -0600331/*
332 * TODO: Fix this:
333 * Because of spl image size issues, usb peripheral boot
334 * and mmc/fat boot can not be enabled at the same time
335 */
336#ifdef CONFIG_SPL_USB
337#define CONFIG_SPL_DSU_SUPPORT
338#define CONFIG_SPL_USB_SUPPORT
339#define CONFIG_SPL_MUSB_SUPPORT
340#else
Aneesh V16dc7022011-09-08 11:05:49 -0400341#define CONFIG_SPL_MMC_SUPPORT
342#define CONFIG_SPL_FAT_SUPPORT
John Rigbydf4985e2011-10-21 11:43:36 -0600343#endif
Aneesh V16dc7022011-09-08 11:05:49 -0400344#define CONFIG_SPL_LIBGENERIC_SUPPORT
345#define CONFIG_SPL_SERIAL_SUPPORT
Thomas Weberd1df0fd2012-05-14 10:28:54 +0000346#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
Aneesh V16dc7022011-09-08 11:05:49 -0400347
John Rigby2f6410a2012-08-21 11:13:59 -0600348#define CONFIG_SYS_ENABLE_PADS_ALL
349
Aneesh V20c63122012-03-08 07:20:22 +0000350#define CONFIG_SYS_THUMB_BUILD
351
Aneesh V16dc7022011-09-08 11:05:49 -0400352#endif /* __CONFIG_OMAP4_COMMON_H */