target-arm queue:

 * aspeed: code cleanup to use unimplemented_device
 * add 'raspi3' RaspberryPi 3 machine model
 * more SVE prep work
 * v8M: add minor missing registers
 * v7M: fix bug where we weren't migrating v7m.other_sp
 * v7M: fix bugs in handling of interrupt registers for
   external interrupts beyond 32
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1

iQIcBAABCAAGBQJahZF0AAoJEDwlJe0UNgzef5EQAJ8xZp0Ro5etqDcPjjk0Ni/5
lw+6hW1ylCq/MmlW6whP5vVu+c8tu9klNwDfTwo64nMHUrf3+2OzYP8KxirF+8VL
yZbn3ijvLxHSPeyBdxKlbeIX54B0Qcf2sgp5kaXj4HDc1sDRikxbDUKJbA9NkqIh
p9TY1QpaoamQue4KHVSdo6mUngXVzsJSLVwUIH22WLpAcDJIKDiXGwia7BvoIqqf
5XIk+YkNqnOv5jExulXHmlqLcJHBtrF+CvD3kIx+c9cUzZuwnC3CLYwvycjPpqtJ
XGggcHgYAc+lcU9AlV6gvQ/lPIOXUybdIu9f5T4nO3yLMIzBN9eNAcLA2eEXL6B8
lT4JujoemhrHSL15ro9VPc5GznpQQXvMgcGFqiiHzxVYXbv+XHOJWWCtxO5ZBP/J
Xwzk2OyfT0i03DBU9xKu5f2NEcExSlNavsRJB6m7r4F7YUYsm+B9UFaW0MaNTKuc
UwS6XcK887eU3fCXNA7oZNPCUfEs5biEA/eFYJwcXaBLSeLsVWkYFDjBUKZEWIYi
iYOSW6ccudaZkqVxUDtH0hYrjAZLUYeHKWFeOLUDtfaYjkHV8or1fMcPclbsdzYv
Fwp0RWtEnz2V0qN5fOj+IJroS07w1BdBqbvR2qhTRTeScSOQtvYd9X6tWu2nFPoU
hPDcgrAZKvjUp2TF1Fqo
=ZDEj
-----END PGP SIGNATURE-----