aboutsummaryrefslogtreecommitdiff
path: root/docs/system/target-xtensa.rst
blob: 43cab8dc4dab1ef4cd887808e142b480f342023e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
.. _Xtensa-System-emulator:

Xtensa System emulator
----------------------

Two executables cover simulation of both Xtensa endian options,
``qemu-system-xtensa`` and ``qemu-system-xtensaeb``. Two different
machine types are emulated:

-  Xtensa emulator pseudo board \"sim\"

-  Avnet LX60/LX110/LX200 board

The sim pseudo board emulation provides an environment similar to one
provided by the proprietary Tensilica ISS. It supports:

-  A range of Xtensa CPUs, default is the DC232B

-  Console and filesystem access via semihosting calls

The Avnet LX60/LX110/LX200 emulation supports:

-  A range of Xtensa CPUs, default is the DC232B

-  16550 UART

-  OpenCores 10/100 Mbps Ethernet MAC

The following options are specific to the Xtensa emulation:

``-semihosting``
   Enable semihosting syscall emulation.

   Xtensa semihosting provides basic file IO calls, such as
   open/read/write/seek/select. Tensilica baremetal libc for ISS and
   linux platform \"sim\" use this interface.

   Note that this allows guest direct access to the host filesystem, so
   should only be used with trusted guest OS.