tag name | pull-target-arm-20200914 (4566aeea213f754da52d2a3c684ebcbec800ea16) |
tag date | 2020-09-14 15:02:51 +0100 |
tagged by | Peter Maydell <peter.maydell@linaro.org> |
tagged object | commit dd44ae00fc... |
target-arm queue:
* hw/misc/a9scu: Do not allow invalid CPU count
* hw/misc/a9scu: Minor cleanups
* hw/timer/armv7m_systick: assert that board code set system_clock_scale
* decodetree: Improve identifier matching
* target/arm: Clean up neon fp insn size field decode
* target/arm: Remove KVM support for 32-bit Arm hosts
* hw/arm/mps2: New board models mps2-an386, mps2-an500
* Deprecate Unicore32 port
* Deprecate lm32 port
* target/arm: Count PMU events when MDCR.SPME is set
* hw/arm: versal-virt: Correct the tx/rx GEM clocks
* New Nuvoton iBMC board models npcm750-evb, quanta-gsj
* xlnx-zynqmp: implement ZynqMP CAN controllers
-----BEGIN PGP SIGNATURE-----
iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAl9feLAZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3jYBD/9Ja76UXMTEzDpgIMojpZsC
06gLznYbpc4Blvj+wHhIoCIk9axV8iZ/596sKeyPxjGfoIIQFd6TEsdF9Cs/rp7w
uHc23aP5XFeoP24V/Q5A+vVrj4juzV0eaM5KvLmzbW3BSX0doVepP7VxCzGqvBHa
+0jXxnBW63+uroju+q4eLSRC+jJ1R89BH8DHtJRiLPAoXVSOrlCS9u6/IPh5cYM6
2s9z3aV3/kMa0IeoYyUvtI7fA4oNlKQAKRlkFN0PrrKWOXKBn6DlA87RhsOAZ9F9
WN6nb1w7Ux0LrKeXlnhdcG6Vc/2/ztcOuoqD/FsiwzyLai5jxS4zQPB98//p1SAm
r/HtpC9iqau62ZNFfqBH/gBj8cIqm5jbgwVZnbahpfHjVmCRmrfN4gU/cA2B02Bl
YUs5aYyu4wsfohWbh9DjBdk/Hsbd5CJ2oyRwDDY8MrnIJAO+NkjPQ0Kz+VFmvbr+
oIJMJD1o1EG0QAPPhhXtIKbXYWhgdU41IWQhiI50ybRQTzn3lrZlAujW2ma8wO0J
iV0NUo2+y5+jecvYW4A/b5XtinIltTdGrj3hh2AO6vOa08LJ7Xdjd+GyNZgT48Q8
Jhy1PHKt9LINCOc4hrJ+mtYMx5V1UNROIUl9Ig715wq0x8Qm3KWeOpCSHdvqtzqj
OX/VVJF6I/ZZ4RWdtRD0zw==
=jeNU
-----END PGP SIGNATURE-----