target-arm queue:

 * Add support for Cortex-M7 CPU
 * exynos4210_gic: Suppress gcc9 format-truncation warnings
 * aspeed: Various minor bug fixes and improvements
 * aspeed: Add support for the tacoma-bmc board
 * Honour HCR_EL32.TID1 and .TID2 trapping requirements
 * Handle trapping to EL2 of AArch32 VMRS instructions
 * Handle AArch32 CP15 trapping via HSTR_EL2
 * Add support for missing Jazelle system registers
 * arm/arm-powerctl: set NSACR.{CP11, CP10} bits in arm_set_cpu_on
 * Add support for DC CVAP & DC CVADP instructions
 * Fix assertion when SCR.NS is changed in Secure-SVC &c
 * enable SHPC native hot plug in arm ACPI
-----BEGIN PGP SIGNATURE-----

iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAl33ZSQZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3sEUD/9GJIu+tBOmwPLR3pthsX8A
22TGbobS+JCAItJooDgGQBwtT2TBM5DMaCrffXrAqRwydeSGmVzVIcp1dlOyiAAH
gk24NJcujQmHiQRX44Sh7woyAZchtYsgzQYgCEXMZPNtSlpetqC/lFFOsUuSkX2i
xE2aoNlbzQDooPlLRC2oGx2zGYnwYg4E6nu+hTgl9TlVYoO/Ttf3qQri44qalKvd
hht/n/4EX7SqmN8v8taDbJpW7UuWHBd28rpSBBT4zth/8bJcsONjJPK+d5kmJTvN
YBUjQgKPggbA6JJJbbyNoPPCpAYqjiYDtC9X4UC2Re097dwOyYeMmqP+1KCp38Au
pplWr22Xy+RnXqKxkniRtM8e/vHoJnaWcn95LivFdnhNPdG0wqXg1jBAwBSsuwxt
hmYlAldEDYZcWpUdZr7ycNB2vvIc8U3++Aq/dEaFkhEBujwsSxJIsiTyDUnilwVk
Y8Q6cq6Fkeyoko/2Yvlgo029OCE4PH2SAmSdQcJlIAu/BadRqdX4jnh6IzEBUt/l
EKlckAUiZlqNRuicl/CHrCFdp+tDSvQ125k8/2wzJsrGdnjuZwRkkLc1PVbfSB7t
Oh/LBqKBw/cbvWDGVu3BS6uDynf41TTxHMBLRMTx7fxQVPKfl/Ac2zVSAXK6WASH
38BViLtByG4bCSxWbaIA5Q==
=cnTU
-----END PGP SIGNATURE-----