target-arm queue:

 * Fix sign-extension for SMLAL* instructions
 * aspeed: Add an AST2600 eval board
 * Various ptimer device conversions to new transaction API
 * Cache TB flags to avoid expensively recomputing them every time
 * Add a dummy Samsung SDHCI controller model to exynos4 boards
 * Minor refactorings of RAM creation for some arm boards
-----BEGIN PGP SIGNATURE-----

iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAl2vBHUZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3ol2D/4qzbiUP2IYScJeNt/IGby7
Y0MrIenOTXaAQ62zSk3TQr0RuOFHtkV/OVxIcMnDBzW1MhUdyd5HamGBJ9iu538Q
7k6JubCq+XOe5xt40iT7p1RXdZLvNjY0OEOETlXIJQHe7nKztwe1tQiDqyATPM1k
T9hQJQy7SD7Uzk9uNAID/T0FqGeIrndlitmv5c6sNT7GL9KboAGbCcLs4dP3tEbM
n3OKLMziu9D2A3yoQnB/GN7A9kBTZG4kzI8zyR5tJn0gtPXGBkG9rlPEG0NvriZX
SHCa0aWjRFUojGBypJkjmM4cJpOO4lgmBong2crGg9KOM2KmbqWSg33gxXeQUMJS
6LHSYRO5hHoOF7uSFwTz/Y6U9JehGJy46YUBfoP0+a2nC6M4CnhikDoyLpvAfz+8
KwcmHeHgp1JP4BzeRYzAo3WmL9t9XxUDt7UecFT5PRQVWw4mem56KZqeBHRfUt4m
m8tcHLDf6AEwwHIJ2LM4gXgW36CV5SK49v/qjIjIy26oe0bWA/r/YYDXKew12KDp
D7kGOWPDShi9hLba4T2aHDaUKs/M48irj2DY0TOs0y3I1Lxw6vbpKna6GJY7/ZVj
QsHgCgJWkNDdRj5Poq01dZsqLrt6JaXvgmhQS5eOiXUERkHNTi/hJlNc4bG2z7Mc
sYzQtldIDvnbsL/KY5f6xA==
=wWAI
-----END PGP SIGNATURE-----