target-arm queue:

 * Add Aspeed AST2600 SoC and board support
 * aspeed/wdt: Check correct register for clock source
 * bcm2835: code cleanups, better logging, trace events
 * implement v2.0 of the Arm semihosting specification
 * provide new 'transaction-based' ptimer API and use it
   for the Arm devices that use ptimers
 * ARM: KVM: support more than 256 CPUs
-----BEGIN PGP SIGNATURE-----

iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAl2km9kZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3gysD/485R7UOTEQxYfnm4j7vo0T
e2b6PiEowTgbY9lI29fI4SVn4YDOe9IePK01PBgCzJGzs1kBDe3BiwBwj2GA3zZE
lzF+txRPxCqXzEMAU7/NOlyO3CZxPWbh/7u9weRzXEtmvErqq0fbYQ7lzt8W4kOs
cHel6JXnA3tK7gb1P2qqPRWRMz5uCGwfZnbveLs1pXf6aJoo1rOilkvgoBIleNuE
4gQhOSFINRB/C/zzsC45nLqwAI0euM8rRo76nRzh9tOZjDtOGeLUgB4/ilRLXlI4
0L9o9mBwzr/bdXlXSjnEnVuOdptwNBTCHQzxC9eMxoSGdDBm5QQM1E+W2fxpn3IS
hLFy8NKqWbnyslCfLLb6xq8R0o/vVrsakLsSoE87nE7uDH73F91pyqPJcE9rn08d
RNhSHJLzW/8SDuPTvXs1ZpwP++g0Wz5GQmj6fq/wAKvenv9Q2evlN03qhcJNyKdR
hzHvjOqLAJHEVbuXMNVeZFGel4XeAolDte5KGWQzXAxnQNTrhHqX/+E2UqloMGSb
Y0/1CwmCsTsDwS5Nq/lXSciv7z4Pn/pV1fDOEKFJY+ihkmy1abM7VCAxTpCRplU1
aiDzlKkTYuJ+LWtjyZPU3aPPCc5/IKdk8q1JDGs+01yAz/vN7uUtxON3x3E4VzuC
+FFVye3WkjFCqU4Djim93w==
=S9D0
-----END PGP SIGNATURE-----