target-arm queue:

 * Fix validation of 32-bit address spaces for aa32 (fixes an assert introduced in ba97be9f4a4)
 * v8m: Ensure IDAU is respected if SAU is disabled
 * gdbstub: fix gdb_get_cpu(s, pid, tid) when pid and/or tid are 0
 * exec.c: Use correct attrs in cpu_memory_rw_debug()
 * accel/tcg/user-exec: Don't parse aarch64 insns to test for read vs write
 * target/arm: Don't clear supported PMU events when initializing PMCEID1
 * memory: add memory_region_flush_rom_device()
 * microbit: Add nRF51 non-volatile memories
 * microbit: Add stub NRF51 TWI magnetometer/accelerometer detection
 * tests/microbit-test: extend testing of microbit devices
 * checkpatch: Don't emit spurious warnings about block comments
 * aspeed/smc: misc bug fixes
 * xlnx-zynqmp: Don't create rpu-cluster if there are no RPUs
 * xlnx-zynqmp: Realize cluster after putting RPUs in it
 * accel/tcg: Add cluster number to TCG TB hash so differently configured
   CPUs don't pick up cached TBs for the wrong kind of CPU
-----BEGIN PGP SIGNATURE-----

iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAlxPRVoZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3kxsEACTuWIR2CC8COqyp3Ey8Iyj
FFvw8+ULbYVjd9ACQTfVBvQrzzw5gyz3Bq7FNQnfo8DiiPR1k8LbKmG3/M24jH2u
gr2G1fkJu3uOt47LhuoarI5O9DOomxMbVj/E9gBet4twOU976QeTT3H+bQAsw+aC
O8QJh5NXei4WtTcxn6JTClsO3jErTPwTg/XNnicpPRyPYuT2Z64ArljOQYh3g+YU
mljP3WsSCiRI0LYf2qnevL3C+hbMTBWqYb9R3VHBAczKG5Rn19WFep/d/I2qdlNw
DqSKWDNRPCkHcKe7siCVFqp0wR6uRw8y+D1T/hbpEbaDnW5xR66U/cHWSqA5M3j3
nwLgvZV74xBQ82IjNCKfa6C5upiuT7zv54FzP0l0jAQRmEK+8qiU5WdNmvQ4PfPG
BvSNlpsSjfPa+uiEnT22gUH1AQGhOGcXnrgvH0p2N4fy94jExEE5sV2Rs8WA6Mv3
h3zmEVyTVPr4DbnKG+kSkN/cULNYk1C5t3s/oKcmrtxxxiaK2a/2hDqtXn5Z3/8o
lUhMXGuMMKNjMsJukqwU5Dflkz+VJT2Uvp5hjrrZRPzveWOLN1MS1Iv/+78YhPrf
S5hwpL7WABDrygAndI2xVdt2UTfkSmZu2/Ar6fMPqYJMIuTnBnI95KLcTw2LQL5/
j+MRNk4xi/uY5xpoVLf2IQ==
=SBZT
-----END PGP SIGNATURE-----