target-arm queue:

 * hw/char/stm32f2xx_usart: Do not update data register when device is disabled
 * hw/arm/virt-acpi-build: Set COHACC override flag in IORT SMMUv3 node
 * target/arm: Allow Aarch32 exception return to switch from Mon->Hyp
 * ftgmac100: implement the new MDIO interface on Aspeed SoC
 * implement the ARMv8.3-PAuth extension
 * improve emulation of the ARM PMU
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1

iQIcBAABCAAGBQJcQek/AAoJEDwlJe0UNgzebhwP/iu8vk2DlkT+76j99JyUk5Wp
4XIj8wlc7PHpKH3WFWsYjs/XvK2azqpdczu0fKuIGT+v2HiLE8hSrdVNLKe9A4w4
qIFWQiK9usqDJvDsg2JJPH+/6RGjLPb0QR8zjbrW6oxy3ugqIf2ZMcF0Q19M2rU9
wt8+2Pn9/Nr/qQhvDBr1w2dlir7nKLEs/UYJDWQq1xPj3bMleiqihx4aAR6A1Wy/
dxsDIX/AgJTNisLFwDDCEk4qnJzUCSjgfCE18G3HhGpwjA9hMq9gfzxq5sfyJa74
1MFSwTzhiY0KflPMExQe91pMkuonMNkbqY8uakKsu49ibVs5mlhRbftbMn0B8pZ6
hI1FGHSuAOlz5+hbAy9ikp4K4zmedMOVpxLuE6IbKA+Vh7cA65AR1TonGTqsp6Rb
qcb7vWYhxW/sroqAmGgjHMIlfSyUsSf30F9NDfKujlKZVTL6a+GvZx4kXBXzsLwe
59j2boHilSJafBKVC2a4zekXU8/Es5v4wd+ykcEFkpj5z2XDWd6oSaQNonxzor5V
RckixAnJtB25MofcENUm/c2Mc1cJ5fv3r53bWeLzJaHpggiOubWN2xSjTKGYfxEg
+xZverEIIhhKHtB4MAKzZvu3sxZZNSQwIIfrN5BhlZfj4+FxvkbJGkVKuf6O7bXd
PQRKux4Ba9Npns/0ZpbQ
=FpEn
-----END PGP SIGNATURE-----