tag name | pull-target-arm-20160606 (00815c700e22a24ef9a83a18909b0f5526435322) |
tag date | 2016-06-06 15:43:18 +0100 |
tagged by | Peter Maydell <peter.maydell@linaro.org> |
tagged object | commit 7e700e1fd0... |
target-arm queue:
* support instruction syndrome info for data aborts from A64 to EL2
* add HSTR_EL2 register
* fix incorrect ESR IL bits in various syndrome register cases
* virt: fix limit of 64-bit ACPI/ECAM PCI MMIO range
* virt: support virtual PMU (if using KVM)
* gicv2: RAZ/WI non-sec access to sec interrupts
* i2c: add aspeed i2c controller
* virt: Reject gic-version=host for non-KVM (don't segv on aarch64 host)
* xlnx-zynqmp: Add a secure prop to en/disable ARM Security Extensions
* xlnx-zynqmp: Support KVM on AArch64 hosts
* ptimer: Various fixes for awkward corner cases
* char: QOMify various ARM UART models
* char: get rid of qemu_char_get_next_serial
* target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation
* zynqmp: Add the ZCU102 board
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABCAAGBQJXVYyoAAoJEDwlJe0UNgze0IYQAIuHWX3pKm/jsImfzVPANKBy
zUinRwn/lbdjmBuIxtkKFVqTwcxqkZxmLKMBAfyvBASLk8JYWuE1oPobaNJnhZDu
jLV+kgwfsfs57bFm6eOxEz7BqsGBQnJIG/uYEK65xnGjkh1mPyCMzhVmbU/lCcCe
NOPflpt1HmVZnayfwjOEDvnXY9IyNMcka7pABEaUmSb9D7KDr4AuN4eQh6O3CYCf
POZNeQv0oA+cSqn4CnkIyAR/InsdftKHyiiT8bAsw84AqH89r4kdQ4RB0ZbpCn/l
VeIrybmVoZdl+JzYYbSiwUE+SvAM0WTFYWPaFwnh/eKsu85/iBvkUzN7B1hiiENs
nJXi1XLocafEESL+Cgh9psjzGY7vAWnpMZ7Ylh0YVxvhNoMuaQiqPOhJckJmJIhf
K8mD0ZLoT5q12JRZyX4L0rZGngp5uYKm8pAMK6/LEpUtxUb5HnB874RhddQFXA+r
oRHAm+A7+MzzO1A9xIdUWe97k7EprqUGxglCyNIfQKha3ft+E+9gMUMICqeWTBiD
MfcAnWtjlC5XLZUULtlSX0Phl63kw9VGv5IF8Mr92fOxoWb1i3UhMbO6QThA0peB
FX3NigE7Tdw96aPBR8OlYhUXyyCq6BngpwKnlZlXsF1pd5FACcm21HnnwQHJmdp9
0iOPb/YBhlFrK/tfULhD
=lJ9t
-----END PGP SIGNATURE-----