aboutsummaryrefslogtreecommitdiff
path: root/target/arm/translate-a64.c
AgeCommit message (Expand)Author
2020-05-14target/arm: Vectorize SABA/UABARichard Henderson
2020-05-14target/arm: Vectorize SABD/UABDRichard Henderson
2020-05-14target/arm: Create gen_gvec_{qrdmla,qrdmls}Richard Henderson
2020-05-14target/arm: Remove fp_status from helper_{recpe, rsqrte}_u32Richard Henderson
2020-05-14target/arm: Create gen_gvec_{uqadd, sqadd, uqsub, sqsub}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{cmtst,ushl,sshl}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{mla,mls}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{ceq,clt,cle,cgt,cge}0Richard Henderson
2020-05-14target/arm: Tidy handle_vec_simd_shriRichard Henderson
2020-05-14target/arm: Create gen_gvec_{sri,sli}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{u,s}{rshr,rsra}Richard Henderson
2020-05-14target/arm: Create gen_gvec_[us]sraRichard Henderson
2020-05-06target/arm: Use tcg_gen_gvec_dup_immRichard Henderson
2020-05-04target/arm: Move gen_ function typedefs to translate.hpull-target-arm-20200504Peter Maydell
2020-04-30target/arm: Vectorize integer comparison vs zeroRichard Henderson
2020-03-23target/arm: Move computation of index in handle_simd_dupepull-target-arm-20200323Richard Henderson
2020-03-23target/arm: Assert immh != 0 in disas_simd_shift_immRichard Henderson
2020-03-12target/arm: Disable clean_data_tbi for system modeRichard Henderson
2020-03-05target/arm: Clean address for DC ZVApull-target-arm-20200305Richard Henderson
2020-03-05target/arm: Introduce core_to_aa64_mmu_idxRichard Henderson
2020-02-28target/arm: Implement v8.4-RCPCPeter Maydell
2020-02-28target/arm: Implement v8.3-RCPCPeter Maydell
2020-02-21target/arm: Convert PMULL.8 to gvecRichard Henderson
2020-02-21target/arm: Convert PMULL.64 to gvecRichard Henderson
2020-02-21target/arm: Convert PMUL.8 to gvecRichard Henderson
2020-02-21target/arm: Vectorize USHL and SSHLRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD INSRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRNRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD TBL/TBXRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD EXTRichard Henderson
2020-02-13target/arm: Update MSR access to UAORichard Henderson
2020-02-13target/arm: Update MSR access for PANRichard Henderson
2020-02-13target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabledRichard Henderson
2020-02-07target/arm: Update get_a64_user_mem_index for VHERichard Henderson
2020-02-07target/arm: Add regime_has_2_rangesRichard Henderson
2020-02-07target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01]Richard Henderson
2020-02-07target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2Richard Henderson
2020-02-07target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*Richard Henderson
2020-01-31target/arm: fix TCG leak for fcvt half->doubleAlex Bennée
2020-01-15tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé
2020-01-13Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-pull-reques...Peter Maydell
2020-01-09target/arm: only update pc after semihosting completesAlex Bennée
2020-01-08arm/translate-a64: fix uninitialized variable warningPan Nengyuan
2019-10-24target/arm: Rebuild hflags at MSR writesRichard Henderson
2019-09-04Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190903' into stagingPeter Maydell
2019-09-03tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen
2019-09-03target/arm: Allow ARMCPRegInfo read/write functions to throw exceptionsPeter Maydell
2019-09-03Revert "target/arm: Use unallocated_encoding for aarch32"Richard Henderson
2019-08-20icount: remove unnecessary gen_io_end callsPavel Dovgalyuk
2019-08-16target/arm: Use unallocated_encoding for aarch32Richard Henderson