aboutsummaryrefslogtreecommitdiff
path: root/target/arm/a32.decode
AgeCommit message (Expand)Author
2019-09-05target/arm: Convert SVCRichard Henderson
2019-09-05target/arm: Convert B, BL, BLX (immediate)Richard Henderson
2019-09-05target/arm: Convert LDM, STMRichard Henderson
2019-09-05target/arm: Convert MOVW, MOVTRichard Henderson
2019-09-05target/arm: Convert Signed multiply, signed and unsigned divideRichard Henderson
2019-09-05target/arm: Convert packing, unpacking, saturation, and reversalRichard Henderson
2019-09-05target/arm: Convert Parallel addition and subtractionRichard Henderson
2019-09-05target/arm: Convert USAD8, USADA8, SBFX, UBFX, BFC, BFI, UDFRichard Henderson
2019-09-05target/arm: Convert Synchronization primitivesRichard Henderson
2019-09-05target/arm: Convert load/store (register, immediate, literal)Richard Henderson
2019-09-05target/arm: Convert T32 ADDW/SUBWRichard Henderson
2019-09-05target/arm: Convert the rest of A32 Miscelaneous instructionsRichard Henderson
2019-09-05target/arm: Convert ERETRichard Henderson
2019-09-05target/arm: Convert CLZRichard Henderson
2019-09-05target/arm: Convert BX, BXJ, BLX (register)Richard Henderson
2019-09-05target/arm: Convert Cyclic Redundancy CheckRichard Henderson
2019-09-05target/arm: Convert MRS/MSR (banked, register)Richard Henderson
2019-09-05target/arm: Convert MSR (immediate) and hintsRichard Henderson
2019-09-05target/arm: Convert Halfword multiply and multiply accumulateRichard Henderson
2019-09-05target/arm: Convert Saturating addition and subtractionRichard Henderson
2019-09-05target/arm: Convert multiply and multiply accumulateRichard Henderson
2019-09-05target/arm: Convert Data Processing (immediate)Richard Henderson
2019-09-05target/arm: Convert Data Processing (reg-shifted-reg)Richard Henderson
2019-09-05target/arm: Convert Data Processing (register)Richard Henderson
2019-09-05target/arm: Add stubs for aa32 decodetreeRichard Henderson