aboutsummaryrefslogtreecommitdiff
path: root/target-sparc/machine.c
AgeCommit message (Expand)Author
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini
2016-05-19hw: move CPU state serialization to migration/cpu.hPaolo Bonzini
2016-01-29sparc: Clean up includesPeter Maydell
2016-01-16target-sparc: Migrate CWP and PIL for SPARC64Peter Maydell
2016-01-16target-sparc: Use VMState arrays for SPARC64 TLB/MMU statePeter Maydell
2016-01-16target-sparc: Convert to VMStateDescriptionJuan Quintela
2016-01-16target-sparc: Don't flush TLB in cpu_load functionPeter Maydell
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2012-12-19misc: move include files to include/qemu/Paolo Bonzini
2012-03-14target-sparc: Don't overuse CPUStateAndreas Färber
2011-10-26target-sparc: Change fpr representation to doubles.Richard Henderson
2011-06-26Remove exec-all.h include directivesBlue Swirl
2011-06-26Sparc32: dummy implementation of MXCC MMU breakpoint registersBlue Swirl
2010-05-09sparc: Fix lazy flag calculation on interrupts, refactorBlue Swirl
2010-01-27sparc64: reimplement tick timers v4Igor V. Kovalenko
2009-08-04Sparc64: replace tsptr with helper routineIgor Kovalenko
2009-07-27sparc64 name mmu registers and general cleanupIgor Kovalenko
2009-05-21Convert machine registration to use module init functionsAnthony Liguori
2008-12-13Remove unnecessary trailing newlinesblueswir1
2008-09-26Add a generic Niagara machineblueswir1
2008-08-01Handle wrapped registers correctly when savingblueswir1
2008-07-25Make MAXTL dynamic, bounds check tl when indexingblueswir1
2008-07-24Sparc32: save/load all MMU registers, Sparc64: add CPU save/loadblueswir1
2008-07-22Add T1 and T2 CPUs, add a Sun4v machineblueswir1
2008-06-07Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir1
2008-05-04remove target ifdefs from vl.caurel32
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-25 06:25:02 +0000