aboutsummaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)Author
2014-06-19target-arm: Correct handling of UXN bit in ARMv8 LPAE page tablesIan Campbell
2014-06-16target-arm: Fix errors in writes to generic timer control registersPeter Maydell
2014-05-15Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20140513'...Peter Maydell
2014-05-13target-arm/helper.c: Don't flush the TLB if SCTLR is rewritten unchangedPeter Maydell
2014-05-13savevm: Remove all the unneeded version_minimum_id_old (arm)Juan Quintela
2014-05-13kvm: reset state from the CPU's reset methodPaolo Bonzini
2014-05-05vmstate: s/VMSTATE_INT32_LE/VMSTATE_INT32_POSITIVE_LE/Michael S. Tsirkin
2014-05-01target-arm: Correct a comment refering to EL0Edgar E. Iglesias
2014-05-01target-arm: A64: Fix a typo when declaring TLBI opsEdgar E. Iglesias
2014-05-01target-arm: A64: Handle blr lrEdgar E. Iglesias
2014-05-01target-arm: Make vbar_write 64bit friendly on 32bit hostsEdgar E. Iglesias
2014-05-01target-arm: implement WFE/YIELD as a yield for AArch64Rob Herring
2014-05-01target-arm: Implement XScale cache lockdown operations as NOPsPeter Maydell
2014-04-17target-arm: A64: fix unallocated test of scalar SQXTUNpull-target-arm-20140417-1Alex Bennée
2014-04-17arm: translate.c: Fix smlald InstructionPeter Crosthwaite
2014-04-17target-arm/gdbstub64.c: remove useless 'break' statement.Chen Gang
2014-04-17target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32Peter Maydell
2014-04-17target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pcPeter Maydell
2014-04-17target-arm: Make Cortex-A15 CBAR read-onlyPeter Maydell
2014-04-17target-arm: Implement CBAR for Cortex-A57Peter Maydell
2014-04-17target-arm: Implement Cortex-A57 implementation-defined system registersPeter Maydell
2014-04-17target-arm: Implement RVBAR registerPeter Maydell
2014-04-17target-arm: Implement AArch64 address translation operationsPeter Maydell
2014-04-17target-arm: Implement auxiliary fault status registersPeter Maydell
2014-04-17target-arm: Replace wildcarded cpreg definitions with precise ones for ARMv8Peter Maydell
2014-04-17target-arm: Don't expose wildcard ID register definitions for ARMv8Peter Maydell
2014-04-17target-arm: Remove THUMB2EE feature from AArch64 'any' CPUPeter Maydell
2014-04-17target-arm: Implement ISR_EL1 registerPeter Maydell
2014-04-17target-arm: Implement AArch64 view of ACTLRPeter Maydell
2014-04-17target-arm: Implement AArch64 view of CONTEXTIDRPeter Maydell
2014-04-17target-arm: Implement AArch64 views of AArch32 ID registersPeter Maydell
2014-04-17target-arm: Add Cortex-A57 processorPeter Maydell
2014-04-17target-arm: Implement ARMv8 MVFR registersPeter Maydell
2014-04-17target-arm: Implement AArch64 EL1 exception handlingRob Herring
2014-04-17target-arm: Move arm_log_exception() into internals.hPeter Maydell
2014-04-17target-arm: Implement AArch64 SPSR_EL1Peter Maydell
2014-04-17target-arm: Implement SP_EL0, SP_EL1Peter Maydell
2014-04-17target-arm: Add AArch64 ELR_EL1 register.Peter Maydell
2014-04-17target-arm: Implement AArch64 views of fault status and data registersRob Herring
2014-04-17target-arm: Use dedicated CPU state fields for ARM946 access bit registersPeter Maydell
2014-04-17target-arm: A64: Implement DC ZVAPeter Maydell
2014-04-17target-arm: Don't mention PMU in debug feature registerPeter Maydell
2014-04-17target-arm: Add v8 mmu translation supportRob Herring
2014-04-17target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1Peter Maydell
2014-04-17target-arm: A64: Add assertion that FP access was checkedPeter Maydell
2014-04-17target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell
2014-04-17target-arm: Provide syndrome information for MMU faultsRob Herring
2014-04-17target-arm: Add support for generating exceptions with syndrome informationPeter Maydell
2014-04-17target-arm: Provide correct syndrome information for cpreg access trapsPeter Maydell
2014-04-17target-arm: Define exception record for AArch64 exceptionsPeter Maydell
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-16 20:16:47 +0000