aboutsummaryrefslogtreecommitdiff
path: root/target-arm/translate-a64.c
AgeCommit message (Expand)Author
2014-01-17target-arm: A64: Add SIMD shift by immediatea64-system-sysregsAlex Bennée
2014-01-17target-arm: A64: Add simple SIMD 3-same floating point opsPeter Maydell
2014-01-17target-arm: A64: Add integer ops from SIMD 3-same groupPeter Maydell
2014-01-17target-arm: A64: Add logic ops from SIMD 3 same groupAlex Bennée
2014-01-17target-arm: A64: Add top level decode for SIMD 3-same groupPeter Maydell
2014-01-17target-arm: A64: Add SIMD scalar 3 same add, sub and compare opsPeter Maydell
2014-01-14target-arm: A64: Add SIMD three-different ABDL instructionsPeter Maydell
2014-01-14target-arm: A64: Add SIMD three-different multiply accumulate insnsPeter Maydell
2014-01-14target-arm: A64: Add SIMD scalar copy instructionsPeter Maydell
2014-01-14target-arm: A64: Add SIMD modified immediate groupAlex Bennée
2014-01-14target-arm: A64: Add SIMD copy operationsAlex Bennée
2014-01-14target-arm: A64: Add SIMD across-lanes instructionsMichael Matz
2014-01-14target-arm: A64: Add SIMD ZIP/UZP/TRNMichael Matz
2014-01-14target-arm: A64: Add SIMD TBL/TBLXMichael Matz
2014-01-14target-arm: A64: Add SIMD EXTPeter Maydell
2014-01-14target-arm: A64: Add decode skeleton for SIMD data processing insnsAlex Bennée
2014-01-14target-arm: A64: Add SIMD ld/st singlePeter Maydell
2014-01-14target-arm: A64: Add SIMD ld/st multipleAlex Bennée
2014-01-08target-arm: A64: Add support for FCVT between half, single and doublepull-target-arm-20140108Peter Maydell
2014-01-08target-arm: A64: Add 1-source 32-to-32 and 64-to-64 FP instructionsPeter Maydell
2014-01-08target-arm: A64: Add floating-point<->integer conversion instructionsWill Newton
2014-01-08target-arm: A64: Add floating-point<->fixed-point instructionsAlexander Graf
2014-01-08target-arm: A64: Add support for floating point cond selectClaudio Fontana
2014-01-08target-arm: A64: Add support for floating point conditional compareClaudio Fontana
2014-01-08target-arm: A64: Add support for floating point compareClaudio Fontana
2014-01-08target-arm: A64: Add fmov (scalar, immediate) instructionAlexander Graf
2014-01-08target-arm: A64: Add "Floating-point data-processing (3 source)" insnsAlexander Graf
2014-01-08target-arm: A64: Add "Floating-point data-processing (2 source)" insnsAlexander Graf
2014-01-08target-arm: A64: Fix vector register access on bigendian hostsPeter Maydell
2014-01-08target-arm: A64: Add support for dumping AArch64 VFP register stateAlexander Graf
2014-01-08target-arm: A64: support for ld/st/cl exclusiveMichael Matz
2014-01-08target-arm: aarch64: add support for ld litAlexander Graf
2014-01-08target-arm: A64: add support for conditional compare insnsClaudio Fontana
2014-01-08target-arm: A64: add support for add/sub with carryClaudio Fontana
2014-01-07target-arm: A64: Implement minimal set of EL0-visible sysregsPeter Maydell
2014-01-07target-arm: A64: Implement MRS/MSR/SYS/SYSLPeter Maydell
2014-01-07target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoderPeter Maydell
2013-12-23target-arm: A64: implement FMOVPeter Maydell
2013-12-23target-arm: A64: Add decoder skeleton for FP instructionsPeter Maydell
2013-12-23target-arm: A64: implement SVC, BRKAlexander Graf
2013-12-23target-arm: A64: add support for 3 src data proc insnsAlexander Graf
2013-12-23target-arm: A64: add support for move wide instructionsAlex Bennée
2013-12-23target-arm: A64: add support for add, addi, sub, subiAlex Bennée
2013-12-23target-arm: A64: add support for ld/st with indexAlex Bennée
2013-12-23target-arm: A64: add support for ld/st with reg offsetAlex Bennée
2013-12-23target-arm: A64: add support for ld/st unsigned immAlex Bennée
2013-12-23target-arm: A64: add support for ld/st pairPeter Maydell
2013-12-17target-arm: A64: add support for logical (immediate) insnsAlexander Graf
2013-12-17target-arm: A64: add support for 1-src CLS insnClaudio Fontana
2013-12-17target-arm: A64: add support for bitfield insnsClaudio Fontana
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-25 16:09:46 +0000