aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
12 daysMerge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210...Peter Maydell
13 daystarget/riscv: rvb: add b-ext version cpu optionFrank Chang
13 daystarget/riscv: rvb: support and turn on B-extension from command lineKito Cheng
13 daystarget/riscv: rvb: add/shift with prefix zero-extendKito Cheng
13 daystarget/riscv: rvb: address calculationKito Cheng
13 daystarget/riscv: rvb: generalized or-combineFrank Chang
13 daystarget/riscv: rvb: generalized reverseFrank Chang
13 daystarget/riscv: rvb: rotate (left/right)Kito Cheng
13 daystarget/riscv: rvb: shift onesKito Cheng
13 daystarget/riscv: rvb: single-bit instructionsFrank Chang
13 daystarget/riscv: add gen_shifti() and gen_shiftiw() helper functionsFrank Chang
13 daystarget/riscv: rvb: sign-extend instructionsKito Cheng
13 daystarget/riscv: rvb: min/max instructionsKito Cheng
13 daystarget/riscv: rvb: pack two words into one registerKito Cheng
13 daystarget/riscv: rvb: logic-with-negateKito Cheng
13 daystarget/riscv: rvb: count bits setFrank Chang
13 daystarget/riscv: rvb: count leading/trailing zerosKito Cheng
13 daystarget/riscv: reformat @sh format encoding for B-extensionKito Cheng
13 daystarget/riscv: Pass the same value to oprsz and maxsz.LIU Zhiwei
13 daystarget/riscv/pmp: Add assert for ePMP operationsAlistair Francis
13 daystarget/riscv: Dump CSR mscratch/sscratch/satpChangbin Du
13 daystarget/riscv: Remove unnecessary riscv_*_names[] declarationBin Meng
13 daystarget/riscv: Do not include 'pmp.h' in user emulationPhilippe Mathieu-Daudé
13 daystarget/riscv: fix wfi exception behaviorJose Martins
2021-06-05target/mips: Fix 'Uncoditional' typoPhilippe Mathieu-Daudé
2021-06-05target/hppa: Remove unused 'memory.h' headerPhilippe Mathieu-Daudé
2021-06-05target/nios2: fix page-fit instruction countPavel Dovgalyuk
2021-06-05target/riscv: Do not include 'pmp.h' in user emulationPhilippe Mathieu-Daudé
2021-06-04i386: run accel_cpu_instance_init as post_initClaudio Fontana
2021-06-04i386: reorder call to cpu_exec_realizefnClaudio Fontana
2021-06-04target/i386: Fix decode of cr8Richard Henderson
2021-06-04target/i386: tcg: fix switching from 16-bit to 32-bit tasks or vice versaPaolo Bonzini
2021-06-04target/i386: tcg: fix loading of registers from 16-bit TSSPaolo Bonzini
2021-06-04target/i386: tcg: fix segment register offsets for 16-bit TSSPaolo Bonzini
2021-06-03softfloat: Introduce Floatx80RoundPrecRichard Henderson
2021-06-03hvf: Simplify post reset/init/loadvm hooksAlexander Graf
2021-06-03hvf: Introduce hvf vcpu structAlexander Graf
2021-06-03hvf: Remove hvf-accel-ops.hAlexander Graf
2021-06-03hvf: Use cpu_synchronize_state()Alexander Graf
2021-06-03hvf: Split out common code on vcpu init and destroyAlexander Graf
2021-06-03hvf: Move hvf internal definitions into common headerAlexander Graf
2021-06-03hvf: Move cpu functions into common directoryAlexander Graf
2021-06-03hvf: Move vcpu thread functions into common directoryAlexander Graf
2021-06-03hvf: Move assert_hvf_ok() into common directoryAlexander Graf
2021-06-03target/arm: Enable BFloat16 extensionsRichard Henderson
2021-06-03target/arm: Implement bfloat widening fma (indexed)Richard Henderson
2021-06-03target/arm: Implement bfloat widening fma (vector)Richard Henderson
2021-06-03target/arm: Implement bfloat16 matrix multiply accumulateRichard Henderson
2021-06-03target/arm: Implement bfloat16 dot product (indexed)Richard Henderson
2021-06-03target/arm: Implement bfloat16 dot product (vector)Richard Henderson