aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)Author
2018-08-23hw/intc/apic: Switch away from old_mmioPeter Maydell
2018-08-20nvic: Expose NMI linePeter Maydell
2018-08-20hw/intc/arm_gicv3_its: downgrade error_report to warn_report in kvm_arm_its_r...Jia He
2018-08-14target/arm: Provide accessor functions for HCR_EL2.{IMO, FMO, AMO}Peter Maydell
2018-08-14intc/arm_gic: Improve tracesLuc Michel
2018-08-14intc/arm_gic: Implement maintenance interrupt generationLuc Michel
2018-08-14intc/arm_gic: Implement gic_update_virt() functionLuc Michel
2018-08-14intc/arm_gic: Implement the virtual interface registersLuc Michel
2018-08-14intc/arm_gic: Wire the vCPU interfaceLuc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_cpu_(read|write)Luc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(deactivate|complete...Luc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_acknowledge_irqLuc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(activate_irq|drop_p...Luc Michel
2018-08-14intc/arm_gic: Add virtualization enabled IRQ helper functionsLuc Michel
2018-08-14intc/arm_gic: Refactor secure/ns access check in the CPU interfaceLuc Michel
2018-08-14intc/arm_gic: Add virtualization extensions helper macros and functionsLuc Michel
2018-08-14intc/arm_gic: Add virtual interface register definitionsLuc Michel
2018-08-14intc/arm_gic: Add the virtualization extensions to the GIC stateLuc Michel
2018-08-14intc/arm_gic: Remove some dead code and put some functions staticLuc Michel
2018-08-14intc/arm_gic: Implement GICD_ISACTIVERn and GICD_ICACTIVERn registersLuc Michel
2018-08-14intc/arm_gic: Refactor operations on the distributorLuc Michel
2018-08-14nvic: Change NVIC to support ARMv6-MJulia Suvorova
2018-08-14arm: Add ARMv6-M programmer's model supportJulia Suvorova
2018-08-14nvic: Handle ARMv6-M SCS reserved registersJulia Suvorova
2018-08-06hw/intc/arm_gicv3_common: Move gicd shift bug handling to gicv3_post_loadPeter Maydell
2018-08-06hw/intc/arm_gicv3_common: Move post_load hooks to top-level VMSDPeter Maydell
2018-08-06hw/intc/arm_gicv3_common: Combine duplicate .subsections in vmstate_gicv3_cpuPeter Maydell
2018-08-06hw/intc/arm_gicv3_common: Give no-migration-shift-bug subsection a needed fun...Peter Maydell
2018-07-30armv7m_nvic: Fix m-security subsection namePeter Maydell
2018-07-24target/arm: Escalate to correct HardFault when AIRCR.BFHFNMINS is setPeter Maydell
2018-07-24hw/intc/arm_gicv3: Check correct HCR_EL2 bit when routing IRQPeter Maydell
2018-07-23hw/intc/exynos4210_gic: Turn instance_init into realize functionpull-target-arm-20180723Thomas Huth
2018-07-17hw/*/realview: Fix introspection problem with 'realview_mpcore' & 'realview_gic'Thomas Huth
2018-07-17hw/arm/armv7: Fix crash when introspecting the "iotkit" deviceThomas Huth
2018-07-16hw/intc/arm_gic: Fix handling of GICD_ITARGETSRPeter Maydell
2018-07-16hw/intc/arm_gic: Check interrupt number in gic_deactivate_irq()Peter Maydell
2018-07-16ppc/xics: fix ICP reset pathGreg Kurz
2018-07-06ioapic: remove useless lower bounds checkPaolo Bonzini
2018-07-03ppc/xics: rework the ICS classes inheritance treeCédric Le Goater
2018-07-03ppc/xics: move the vmstate structures under the ics-base classCédric Le Goater
2018-07-03ppx/xics: introduce a parent_reset in ICSStateClassCédric Le Goater
2018-07-03ppc/xics: move the instance_init handler under the ics-base classCédric Le Goater
2018-07-03ppc/xics: introduce a parent_realize in ICSStateClassCédric Le Goater
2018-07-03ppc/xics: introduce ICP DeviceRealize and DeviceReset handlersCédric Le Goater
2018-06-28hmp: obsolete "info ioapic"Peter Xu
2018-06-28ioapic: support "info irq"Peter Xu
2018-06-28ioapic: some proper indents when dump infoPeter Xu
2018-06-28ioapic: support "info pic"Peter Xu
2018-06-22hw/intc/arm_gicv3_kvm: Get prepared to handle multiple redist regionsEric Auger
2018-06-22hw/intc/arm_gicv3: Introduce redist-region-count array propertyEric Auger
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-15 20:58:58 +0000