aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2021-06-03target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16Richard Henderson
2021-06-03target/arm: use raise_exception_ra for stack limit exceptionJamie Iles
2021-06-03target/arm: use raise_exception_ra for MTE check failureJamie Iles
2021-06-03target/arm: fold do_raise_exception into raise_exceptionJamie Iles
2021-06-03target/arm: fix missing exception classJamie Iles
2021-06-03target/arm: Mark LDS{MIN,MAX} as signed operationsRichard Henderson
2021-06-03docs: Fix installation of man pages with Sphinx 4.xDamien Goutte-Gattat
2021-06-03arm: Consistently use "Cortex-Axx", not "Cortex Axx"Peter Maydell
2021-06-03target/arm: Allow board models to specify initial NS VTORPeter Maydell
2021-06-03target/arm: Make FPSCR.LTPSIZE writable for MVEPeter Maydell
2021-06-03target/arm: Implement M-profile VPR registerPeter Maydell
2021-06-03target/arm: Fix return values in fp_sysreg_checks()Peter Maydell
2021-06-03target/arm: Add MVE check to VMOV_reg_sp and VMOV_reg_dpPeter Maydell
2021-06-03target/arm: Move fpsp/fpdp isar check into callers of do_vfp_2op_sp/dpPeter Maydell
2021-06-03target/arm: Update feature checks for insns which are "MVE or FP"Peter Maydell
2021-06-03target/arm: Add isar feature check functions for MVEPeter Maydell
2021-06-03Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for-6.1-20210603' in...Peter Maydell
2021-06-03target/ppc: fix single-step exception regressionLuis Pires
2021-06-03target/ppc: Move cmp/cmpi/cmpl/cmpli to decodetreeMatheus Ferst
2021-06-03target/ppc: Move addpcis to decodetreeMatheus Ferst
2021-06-03target/ppc: Implement vcfuged instructionMatheus Ferst
2021-06-03target/ppc: Implement cfuged instructionMatheus Ferst
2021-06-03target/ppc: Implement setbc/setbcr/stnbc/setnbcr instructionsMatheus Ferst
2021-06-03target/ppc: Implement prefixed integer store instructionsRichard Henderson
2021-06-03target/ppc: Move D/DS/X-form integer stores to decodetreeRichard Henderson
2021-06-03target/ppc: Implement prefixed integer load instructionsRichard Henderson
2021-06-03target/ppc: Move D/DS/X-form integer loads to decodetreeRichard Henderson
2021-06-03target/ppc: Implement PNOPRichard Henderson
2021-06-03target/ppc: Move ADDI, ADDIS to decodetree, implement PADDIRichard Henderson
2021-06-03target/ppc: Add infrastructure for prefixed insnsRichard Henderson
2021-06-03target/ppc: Move page crossing check to ppc_tr_translate_insnRichard Henderson
2021-06-03target/ppc: Introduce macros to check isa extensionsRichard Henderson
2021-06-03target/ppc: powerpc_excp: Consolidade TLB miss codeFabiano Rosas
2021-06-03target/ppc: powerpc_excp: Remove dump_syscall_vectoredFabiano Rosas
2021-06-03target/ppc: powerpc_excp: Move lpes code to where it is usedFabiano Rosas
2021-06-03target/ppc: overhauled and moved logic of storing fpscrBruno Larsen (billionai)
2021-06-03target/ppc: removed all mentions to PPC_DUMP_CPUBruno Larsen (billionai)
2021-06-03target/ppc: removed GEN_OPCODE decision treeBruno Larsen (billionai)
2021-06-03HMP: added info cpustats to removed_features.rstBruno Larsen (billionai)
2021-06-03hw/core/cpu: removed cpu_dump_statistics functionBruno Larsen (billionai)
2021-06-03ppc/pef.c: initialize cgs->ready in kvmppc_svm_init()Daniel Henrique Barboza
2021-06-03monitor: removed cpustats commandBruno Larsen (billionai)
2021-06-03target/ppc: removed mentions to DO_PPC_STATISTICSBruno Larsen (billionai)
2021-06-03target/ppc: remove ppc_cpu_dump_statisticsBruno Larsen (billionai)
2021-06-03target/ppc: updated meson.build to support disable-tcgBruno Larsen (billionai)
2021-06-03target/ppc: created tcg-stub.c fileBruno Larsen (billionai)
2021-06-03target/ppc: added ifdefs around TCG-only codeBruno Larsen (billionai)
2021-06-03target/ppc: used ternary operator when registering MASBruno Larsen (billionai)
2021-06-03spapr: Set LPCR to current AIL mode when starting a new CPUNicholas Piggin
2021-06-03spapr: Remove stale comment about power-saving LPCR bitsNicholas Piggin
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 03:23:03 +0000