diff options
author | Max Filippov <jcmvbkbc@gmail.com> | 2011-09-06 03:55:33 +0400 |
---|---|---|
committer | Blue Swirl <blauwirbel@gmail.com> | 2011-09-10 16:57:37 +0000 |
commit | 2af3da91839c04a5d73643b4eacce4cd93b9d428 (patch) | |
tree | b7351a28a6060aaf9f70d7688569f9fa74f74116 /target-xtensa/cpu.h | |
parent | 5da4a6a8c5271234fdc2ab53b80cf7a23952849b (diff) |
target-xtensa: add special and user registers
Special Registers hold the majority of the state added to the processor
by the options. See ISA, 5.3 for details.
User Registers hold state added in support of designer's TIE and in some
cases of options that Tensilica provides. See ISA, 5.4 for details.
Only registers mapped in sregnames or uregnames are considered valid.
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'target-xtensa/cpu.h')
-rw-r--r-- | target-xtensa/cpu.h | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/target-xtensa/cpu.h b/target-xtensa/cpu.h index c3238913a8..8c3fe2e1ba 100644 --- a/target-xtensa/cpu.h +++ b/target-xtensa/cpu.h @@ -99,6 +99,12 @@ enum { XTENSA_OPTION_TRACE_PORT, }; +enum { + THREADPTR = 231, + FCR = 232, + FSR = 233, +}; + typedef struct XtensaConfig { const char *name; uint64_t options; @@ -109,6 +115,7 @@ typedef struct CPUXtensaState { uint32_t regs[16]; uint32_t pc; uint32_t sregs[256]; + uint32_t uregs[256]; CPU_COMMON } CPUXtensaState; |