aboutsummaryrefslogtreecommitdiff
path: root/target-xtensa/core-dc232b.c
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2011-10-16 02:56:05 +0400
committerBlue Swirl <blauwirbel@gmail.com>2011-10-16 10:40:02 +0000
commit53add759be1a39063cfc52ca2a6d0fcdd1091697 (patch)
tree21a4fb4d039915a3aaba1467dbc394f9cdfda0f1 /target-xtensa/core-dc232b.c
parentac8b7db4934fcf38b49c4024feb7d5f0e1311e23 (diff)
target-xtensa: add dc232b core
This is Diamond 232L Standard Core Rev.B (LE), implemented through linux/gdb overlay. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'target-xtensa/core-dc232b.c')
-rw-r--r--target-xtensa/core-dc232b.c28
1 files changed, 28 insertions, 0 deletions
diff --git a/target-xtensa/core-dc232b.c b/target-xtensa/core-dc232b.c
new file mode 100644
index 0000000000..4d9bd559d4
--- /dev/null
+++ b/target-xtensa/core-dc232b.c
@@ -0,0 +1,28 @@
+#include "cpu.h"
+#include "exec-all.h"
+#include "gdbstub.h"
+#include "qemu-common.h"
+#include "host-utils.h"
+
+#include "core-dc232b/core-isa.h"
+#include "overlay_tool.h"
+
+static const XtensaConfig dc232b = {
+ .name = "dc232b",
+ .options = XTENSA_OPTIONS,
+ .gdb_regmap = {
+ .num_regs = 120,
+ .num_core_regs = 52,
+ .reg = {
+#include "core-dc232b/gdb-config.c"
+ }
+ },
+ .nareg = XCHAL_NUM_AREGS,
+ .ndepc = 1,
+ EXCEPTIONS_SECTION,
+ INTERRUPTS_SECTION,
+ TLB_SECTION,
+ .clock_freq_khz = 10000,
+};
+
+REGISTER_CORE(dc232b)