aboutsummaryrefslogtreecommitdiff
path: root/target-lm32
diff options
context:
space:
mode:
authorAndreas Färber <afaerber@suse.de>2013-06-21 22:09:30 +0200
committerAndreas Färber <afaerber@suse.de>2013-07-09 21:33:03 +0200
commitcd0db97ee050ccea7082361a1193a3bef5648454 (patch)
tree968b3e96edb3ab56a02bc8138f5a516757274f93 /target-lm32
parent467215c20f4befed253696dd6910839bacf75837 (diff)
downloadqemu-arm-cd0db97ee050ccea7082361a1193a3bef5648454.tar.gz
target-lm32: Change gen_intermediate_code_internal() argument to LM32CPU
Also use bool type while at it. Prepares for moving singlestep_enabled field to CPUState. Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Andreas Färber <afaerber@suse.de>
Diffstat (limited to 'target-lm32')
-rw-r--r--target-lm32/translate.c9
1 files changed, 5 insertions, 4 deletions
diff --git a/target-lm32/translate.c b/target-lm32/translate.c
index 7d82dc7b7a..ed12f50740 100644
--- a/target-lm32/translate.c
+++ b/target-lm32/translate.c
@@ -1012,9 +1012,10 @@ static void check_breakpoint(CPULM32State *env, DisasContext *dc)
/* generate intermediate code for basic block 'tb'. */
static inline
-void gen_intermediate_code_internal(CPULM32State *env,
- TranslationBlock *tb, int search_pc)
+void gen_intermediate_code_internal(LM32CPU *cpu,
+ TranslationBlock *tb, bool search_pc)
{
+ CPULM32State *env = &cpu->env;
struct DisasContext ctx, *dc = &ctx;
uint16_t *gen_opc_end;
uint32_t pc_start;
@@ -1134,12 +1135,12 @@ void gen_intermediate_code_internal(CPULM32State *env,
void gen_intermediate_code(CPULM32State *env, struct TranslationBlock *tb)
{
- gen_intermediate_code_internal(env, tb, 0);
+ gen_intermediate_code_internal(lm32_env_get_cpu(env), tb, false);
}
void gen_intermediate_code_pc(CPULM32State *env, struct TranslationBlock *tb)
{
- gen_intermediate_code_internal(env, tb, 1);
+ gen_intermediate_code_internal(lm32_env_get_cpu(env), tb, true);
}
void lm32_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,