diff options
author | Peter Maydell <peter.maydell@linaro.org> | 2016-02-19 11:02:36 +0000 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2016-02-19 14:31:01 +0000 |
commit | fa54347c57fac4cd929b42c8387cb794b7b1bb7e (patch) | |
tree | 61b7248cceb0bf0d2affb471bcdf2083601c568e /qdev-monitor.c | |
parent | b3c01b8e03b56ce8485dce10630e287ff05ca90f (diff) |
target-arm: Implement MDCR_EL3.TPM and MDCR_EL2.TPM traps
Implement the performance monitor register traps controlled
by MDCR_EL3.TPM and MDCR_EL2.TPM. Most of the performance
registers already have an access function to deal with the
user-enable bit, and the TPM checks can be added there. We
also need a new access function which only implements the
TPM checks for use by the few not-EL0-accessible registers
and by PMUSERENR_EL0 (which is always EL0-readable).
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'qdev-monitor.c')
0 files changed, 0 insertions, 0 deletions