aboutsummaryrefslogtreecommitdiff
path: root/hw/arm_gic.c
diff options
context:
space:
mode:
authorBlue Swirl <blauwirbel@gmail.com>2012-03-03 17:53:41 +0000
committerBlue Swirl <blauwirbel@gmail.com>2012-03-03 17:53:41 +0000
commitb3e54c689c0630e9a79f33a8b03c71296334fd36 (patch)
tree6ed0e91140e5213a91430b155f6d193487ea6210 /hw/arm_gic.c
parent88e6c60671df4c8b1b6c1eb8f76950ab1bea0ec2 (diff)
parente7dfa64def10e76a33e48a425d18055939c5a60e (diff)
Merge branch 'xtensa' of git://jcmvbkbc.spb.ru/dumb/qemu-xtensa
* 'xtensa' of git://jcmvbkbc.spb.ru/dumb/qemu-xtensa: target-xtensa: add breakpoint tests target-xtensa: add DEBUG_SECTION to overlay tool target-xtensa: add DBREAK data breakpoints exec: let cpu_watchpoint_insert accept larger watchpoints exec: fix check_watchpoint exiting cpu_loop exec: add missing breaks to the watch_mem_write target-xtensa: add ICOUNT SR and debug exception target-xtensa: implement instruction breakpoints target-xtensa: add DEBUGCAUSE SR and configuration target-xtensa: fetch 3rd opcode byte only when needed target-xtensa: implement info tlb monitor command target-xtensa: define TLB_TEMPLATE for MMU-less cores
Diffstat (limited to 'hw/arm_gic.c')
0 files changed, 0 insertions, 0 deletions