aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
feat-mopstarget/arm: Implement the SETG* instructionsPeter Maydell8 months
feat-nvtarget/arm: Add FEAT_NV to max, neoverse-n2, neoverse-v1 CPUsPeter Maydell5 months
masterMerge tag 'qemu-sparc-20240404' of https://github.com/mcayland/qemu into stagingPeter Maydell2 weeks
nococoameson.build: Always require an objc compiler on macos hostsPeter Maydell6 weeks
stagingusb-storage: Fix BlockConf defaultsKevin Wolf3 days
target-arm-for-8.2target/arm: Fix 64-bit SSRARichard Henderson8 months
target-arm.for-upstreamtarget/arm: Use correct SecuritySpace for AArch64 AT ops at EL3Peter Maydell11 days
target-arm.nexttarget/arm: Use correct SecuritySpace for AArch64 AT ops at EL3Peter Maydell11 days
test-nmi!fixup don't wire gicv2 VNMI NMIPeter Maydell2 weeks
uart-edk-investigationvirt: Reverse order of UART dtb nodesPeter Maydell7 months
[...]
 
TagDownloadAuthorAge
pull-target-arm-20240408commit 19b254e86a...Peter Maydell11 days
pull-target-arm-20240402commit 393770d7a0...Peter Maydell2 weeks
pull-target-arm-20240325-1commit fe3e383901...Peter Maydell4 weeks
pull-target-arm-20240325commit 55c79639d5...Peter Maydell4 weeks
pull-target-arm-20240311commit 5dd6bfd90d...Peter Maydell5 weeks
pull-target-arm-20240308commit bbf6c6dbea...Peter Maydell6 weeks
pull-target-arm-20240305commit 7558300c53...Peter Maydell6 weeks
pull-target-arm-20240227-1commit 9c5c959dd7...Peter Maydell7 weeks
pull-target-arm-20240227commit 48f471ab54...Peter Maydell7 weeks
pull-target-arm-20240215commit f780e63fe7...Peter Maydell2 months
[...]
 
AgeCommit messageAuthor
2014-01-26target-arm: A64: Add FNEG and FABS to the SIMD 2-reg-misc groupa64-neona64-for-marcusPeter Maydell
2014-01-26target-arm: A64: Add 2-reg-misc REV* instructionsAlex Bennée
2014-01-26target-arm: A64: Add narrowing 2-reg-misc instructionsPeter Maydell
2014-01-26target-arm: A64: Implement 2-reg-misc CNT, NOT and RBITPeter Maydell
2014-01-26target-arm: A64: Implement 2-register misc compares, ABS, NEGPeter Maydell
2014-01-26target-arm: A64: Add skeleton decode for SIMD 2-reg misc groupPeter Maydell
2014-01-25target-arm: A64: Add SIMD simple 64 bit insns from scalar 2-reg miscPeter Maydell
2014-01-25target-arm: A64: Implement remaining integer scalar-3-same insnsPeter Maydell
2014-01-25target-arm: A64: Implement scalar pairwise opsPeter Maydell
2014-01-25tcg: Add TCGV_UNUSED_PTR, TCGV_IS_UNUSED_PTR, TCGV_EQUAL_PTRPeter Maydell
[...]
 
Clone
https://git.linaro.org/people/peter.maydell/qemu-arm.git
ssh://git@git.linaro.org/people/peter.maydell/qemu-arm.git
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-19 06:14:34 +0000